



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, Ethernet, HDMI-CEC, I ² C, IrDA, LINbus, MMC/SD, SAI, SPDIFRX, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	168
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	320K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f756bgt6

RM0385 Contents

		3.3.3	Flash program and erase operations	76
		3.3.4	Unlocking the Flash control register	77
		3.3.5	Program/erase parallelism	77
		3.3.6	Flash erase sequences	78
		3.3.7	Flash programming sequences	78
		3.3.8	Flash Interrupts	79
	3.4	FLASH	d Option bytes	80
		3.4.1	Option bytes description	80
		3.4.2	Option bytes programming	83
	3.5	FLASH	I memory protection	84
		3.5.1	Read protection (RDP)	84
		3.5.2	Write protections	86
	3.6	One-tir	me programmable bytes	86
	3.7	FLASH	fregisters	87
		3.7.1	Flash access control register (FLASH_ACR)	87
		3.7.2	Flash key register (FLASH_KEYR)	88
		3.7.3	Flash option key register (FLASH_OPTKEYR)	88
		3.7.4	Flash status register (FLASH_SR)	89
		3.7.5	Flash control register (FLASH_CR)	90
		3.7.6	Flash option control register (FLASH_OPTCR)	91
		3.7.7	Flash option control register (FLASH_OPTCR1)	92
		3.7.8	Flash interface register map	94
4	Pow	er contr	roller (PWR)	95
	4.1	Power	supplies	95
		4.1.1	Independent A/D converter supply and reference voltage	96
		4.1.2	Independent USB transceivers supply	97
		4.1.3	Battery backup domain	98
		4.1.4	Voltage regulator	100
	4.2	Power	supply supervisor	103
		4.2.1	Power-on reset (POR)/power-down reset (PDR)	103
		4.2.2	Brownout reset (BOR)	104
		4.2.3	Programmable voltage detector (PVD)	104
	4.3	Low-po	ower modes	105
		4.3.1	Debug mode	109
		4.3.2	Run mode	109

Note:

When setting the OPTSTRT bit in the FLASH_OPTCR register and before polling the BSY bit to be cleared, the software can issue a DSB instruction to guarantee the completion of a previous access to the FLASH_OPTCR register.

3.5 FLASH memory protection

3.5.1 Read protection (RDP)

The user area in the Flash memory can be protected against read operations by an entrusted code. Three read protection levels are defined:

Level 0: no read protection

When the read protection level is set to Level 0 by writing 0xAA into the read protection option byte (RDP), all read/write operations (if no write protection is set) from/to the Flash memory or the backup SRAM are possible in all boot configurations (Flash user boot, debug or boot from RAM).

• Level 1: read protection enabled

It is the default read protection level after option byte erase. The read protection Level 1 is activated by writing any value (except for 0xAA and 0xCC used to set Level 0 and Level 2, respectively) into the RDP option byte. When the read protection Level 1 is set:

- No access (read, erase, program) to Flash memory or backup SRAM can be performed while the debug feature is connected or while booting from RAM or system memory bootloader. A bus error is generated in case of read request.
- When booting from Flash memory, accesses (read, erase, program) to Flash memory and backup SRAM from user code are allowed.

When Level 1 is active, programming the protection option byte (RDP) to Level 0 causes the Flash memory and the backup SRAM to be mass-erased. As a result the user code area is cleared before the read protection is removed. The mass erase only erases the user code area. The other option bytes including write protections remain unchanged from before the mass-erase operation. The OTP area is not affected by mass erase and remains unchanged. Mass erase is performed only when Level 1 is active and Level 0 requested. When the protection level is increased (0->1, 1->2, 0->2) there is no mass erase.

Level 2: debug/chip read disabled

The read protection Level 2 is activated by writing 0xCC to the RDP option byte. When the read protection Level 2 is set:

- All protections provided by Level 1 are active.
- Booting from RAM is no more allowed.
- Booting system memory bootloader is possible and all the commands are not accessible except Get, GetID and GetVersion. Refer to AN2606.
- JTAG, SWV (serial-wire viewer), ETM, and boundary scan are disabled.
- User option bytes can no longer be changed.
- When booting from Flash memory, accesses (read, erase and program) to Flash memory and backup SRAM from user code are allowed.

Memory read protection Level 2 is an irreversible operation. When Level 2 is activated, the level of protection cannot be decreased to Level 0 or Level 1.






Figure 13. HSE/ LSE clock sources

External source (HSE bypass)

In this mode, an external clock source must be provided. You select this mode by setting the HSEBYP and HSEON bits in the *RCC clock control register (RCC_CR)*. The external clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC_IN pin while the OSC_OUT pin should be left HI-Z. See *Figure 13*.

External crystal/ceramic resonator (HSE crystal)

The HSE has the advantage of producing a very accurate rate on the main clock.

The associated hardware configuration is shown in *Figure 13*. Refer to the electrical characteristics section of the *datasheet* for more details.

The HSERDY flag in the *RCC clock control register (RCC_CR)* indicates if the high-speed external oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the *RCC clock interrupt register (RCC_CIR)*.

The HSE Crystal can be switched on and off using the HSEON bit in the RCC clock control register (RCC_CR).

5.2.2 HSI clock

The HSI clock signal is generated from an internal 16 MHz RC oscillator and can be used directly as a system clock, or used as PLL input.

The HSI RC oscillator has the advantage of providing a clock source at low cost (no external components). It also has a faster startup time than the HSE crystal oscillator however, even



Note:

The DMA1 controller AHB peripheral port is not connected to the bus matrix like in the case of the DMA2 controller, thus only DMA2 streams are able to perform memory-to-memory transfers.

See *Figure 1* for the implementation of the system of two DMA controllers.

8.3.3 DMA transactions

A DMA transaction consists of a sequence of a given number of data transfers. The number of data items to be transferred and their width (8-bit, 16-bit or 32-bit) are software-programmable.

Each DMA transfer consists of three operations:

- A loading from the peripheral data register or a location in memory, addressed through the DMA_SxPAR or DMA_SxM0AR register
- A storage of the data loaded to the peripheral data register or a location in memory addressed through the DMA_SxPAR or DMA_SxM0AR register
- A post-decrement of the DMA_SxNDTR register, which contains the number of transactions that still have to be performed

After an event, the peripheral sends a request signal to the DMA controller. The DMA controller serves the request depending on the channel priorities. As soon as the DMA controller accesses the peripheral, an Acknowledge signal is sent to the peripheral by the DMA controller. The peripheral releases its request as soon as it gets the Acknowledge signal from the DMA controller. Once the request has been deasserted by the peripheral, the DMA controller releases the Acknowledge signal. If there are more requests, the peripheral can initiate the next transaction.

8.3.4 Channel selection

Each stream is associated with a DMA request that can be selected out of 8 possible channel requests. The selection is controlled by the CHSEL[2:0] bits in the DMA_SxCR register.




Figure 23. Channel selection

undesired value. The software may read the DMA_SxNDTR register to determine the memory area that contains the good data (start address and last address).

If the number of remaining data items in the FIFO is lower than a burst size (if the MBURST bits in DMA_SxCR register are set to configure the stream to manage burst on the AHB memory port), single transactions will be generated to complete the FIFO flush.

Direct mode

By default, the FIFO operates in direct mode (DMDIS bit in the DMA_SxFCR is reset) and the FIFO threshold level is not used. This mode is useful when the system requires an immediate and single transfer to or from the memory after each DMA request.

When the DMA is configured in direct mode (FIFO disabled), to transfer data in memory-toperipheral mode, the DMA preloads one data from the memory to the internal FIFO to ensure an immediate data transfer as soon as a DMA request is triggered by a peripheral.

To avoid saturating the FIFO, it is recommended to configure the corresponding stream with a high priority.

This mode is restricted to transfers where:

- The source and destination transfer widths are equal and both defined by the PSIZE[1:0] bits in DMA_SxCR (MSIZE[1:0] bits are don't care)
- Burst transfers are not possible (PBURST[1:0] and MBURST[1:0] bits in DMA_SxCR are don't care)

Direct mode must not be used when implementing memory-to-memory transfers.

8.3.14 DMA transfer completion

Different events can generate an end of transfer by setting the TCIFx bit in the DMA_LISR or DMA_HISR status register:

- In DMA flow controller mode:
 - The DMA SxNDTR counter has reached zero in the memory-to-peripheral mode
 - The stream is disabled before the end of transfer (by clearing the EN bit in the DMA_SxCR register) and (when transfers are peripheral-to-memory or memoryto-memory) all the remaining data have been flushed from the FIFO into the memory
- In Peripheral flow controller mode:
 - The last external burst or single request has been generated from the peripheral and (when the DMA is operating in peripheral-to-memory mode) the remaining data have been transferred from the FIFO into the memory
 - The stream is disabled by software, and (when the DMA is operating in peripheralto-memory mode) the remaining data have been transferred from the FIFO into the memory

Note:

The transfer completion is dependent on the remaining data in FIFO to be transferred into memory only in the case of peripheral-to-memory mode. This condition is not applicable in memory-to-peripheral mode.

If the stream is configured in noncircular mode, after the end of the transfer (that is when the number of data to be transferred reaches zero), the DMA is stopped (EN bit in DMA_SxCR register is cleared by Hardware) and no DMA request is served unless the software reprograms the stream and re-enables it (by setting the EN bit in the DMA_SxCR register).



Bits 31: 0 MA[31: 0]: Memory Address

Address of the data used for the CLUT address dedicated to the foreground image. This register can only be written when no transfer is ongoing. Once the CLUT transfer has started, this register is read-only.

If the foreground CLUT format is 32-bit, the address must be 32-bit aligned.

9.5.13 DMA2D background CLUT memory address register (DMA2D_BGCMAR)

Address offset: 0x0030 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							MA[3	1:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MA[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31: 0 MA[31: 0]: Memory address

Address of the data used for the CLUT address dedicated to the background image. This register can only be written when no transfer is on going. Once the CLUT transfer has started, this register is read-only.

If the background CLUT format is 32-bit, the address must be 32-bit aligned.

9.5.14 DMA2D output PFC control register (DMA2D_OPFCCR)

Address offset: 0x0034 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.		CM[2:0]													
													rw	rw	rw

The Write FIFO can be disabled by setting the WFDIS bit in the FMC_BCR1 register.

At startup the FMC pins must be configured by the user application. The FMC I/O pins which are not used by the application can be used for other purposes.

The FMC registers that define the external device type and associated characteristics are usually set at boot time and do not change until the next reset or power-up. However, the settings can be changed at any time.

13.2 Block diagram

The FMC consists of the following main blocks:

- The AHB interface (including the FMC configuration registers)
- The NOR Flash/PSRAM/SRAM controller
- The SDRAM controller
- The NAND Flash controller

The block diagram is shown in the figure below.




Figure 32. FMC block diagram



Bits 5:4 MWID[1:0]: Memory data bus width.

These bits define the memory device width.

00: 8 bits

01: 16 bits

10: 32 bits

11: reserved.

Bits 3:2 NR[1:0]: Number of row address bits

These bits define the number of bits of a row address.

00: 11 bit

01: 12 bits

10: 13 bits

11: reserved.

Bits 1:0 NC[1:0]: Number of column address bits

These bits define the number of bits of a column address.

00: 8 bits

01: 9 bits

10: 10 bits

11: 11 bits.

Note:

Before modifying the RBURST or RPIPE settings or disabling the SDCLK clock, the user must first send a PALL command to make sure ongoing operations are complete.

SDRAM Timing registers 1,2 (FMC_SDTR1,2)

Address offset: 0x148 + 4*(x - 1), x = 1,2

Reset value: 0x0FFF FFFF

This register contains the timing parameters of each SDRAM bank

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Res.	Res.	Res.	Res.		TR	CD			TF	RP			TV	VR			
				rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	TF	RC			TR	AS			TX	SR		TMRD					
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		

Bits 31:28 Reserved, must be kept at reset value

Bits 27:24 TRCD[3:0]: Row to column delay

These bits define the delay between the Activate command and a Read/Write command in number of memory clock cycles.

0000: 1 cycle.

0001: 2 cycles

...

1111: 16 cycles

The minimum delay which separates 2 conversions in interleaved mode is configured in the DELAY bits in the ADC_CCR register. However, an ADC cannot start a conversion if the complementary ADC is still sampling its input (only one ADC can sample the input signal at a given time). In this case, the delay becomes the sampling time + 2 ADC clock cycles. For instance, if DELAY = 5 clock cycles and the sampling takes 15 clock cycles on both ADCs, then 17 clock cycles will separate conversions on ADC1 and ADC2).


If the CONT bit is set on both ADC1 and ADC2, the selected regular channels of both ADCs are continuously converted.

Note:

If the conversion sequence is interrupted (for instance when DMA end of transfer occurs), the multi-ADC sequencer must be reset by configuring it in independent mode first (bits DUAL[4:0] = 00000) before reprogramming the interleaved mode.

After an EOC interrupt is generated by ADC2 (if enabled through the EOCIE bit) a 32-bit DMA transfer request is generated (if the DMA[1:0] bits in ADC_CCR are equal to 0b10). This request first transfers the ADC2 converted data stored in the upper half-word of the ADC_CDR 32-bit register into SRAM, then the ADC1 converted data stored in the register's lower half-word into SRAM.

Figure 84. Interleaved mode on 1 channel in continuous conversion mode: dual ADC mode



Triple ADC mode

After an external trigger occurs:

- ADC1 starts immediately and
- ADC2 starts after a delay of several ADC clock cycles
- ADC3 starts after a delay of several ADC clock cycles referred to the ADC2 conversion

The minimum delay which separates 2 conversions in interleaved mode is configured in the DELAY bits in the ADC_CCR register. However, an ADC cannot start a conversion if the complementary ADC is still sampling its input (only one ADC can sample the input signal at a given time). In this case, the delay becomes the sampling time + 2 ADC clock cycles. For instance, if DELAY = 5 clock cycles and the sampling takes 15 clock cycles on the three ADCs, then 17 clock cycles will separate the conversions on ADC1, ADC2 and ADC3).

If the CONT bit is set on ADC1, ADC2 and ADC3, the selected regular channels of all ADCs are continuously converted.

Note:

If the conversion sequence is interrupted (for instance when DMA end of transfer occurs), the multi-ADC sequencer must be reset by configuring it in independent mode first (bits DUAL[4:0] = 00000) before reprogramming the interleaved mode.

In this mode a DMA request is generated each time 2 data items are available, (if the DMA[1:0] bits in the ADC_CCR register are equal to 0b10). The request first transfers the

57

1. GCM init phase

During this first step, the HASH key is calculated and saved internally to be used for processing all the blocks. It is recommended to follow the sequence below:

- Make sure that the cryptographic processor is disabled by clearing the CRYPEN bit in the CRYP_CR register.
- b) Select the GCM chaining mode by programming ALGOMODE bits to '01000' in CRYP CR.
- c) Configure GCM_CCMPH bits to '00' in CRYP_CR to start the GCM Init phase.
- d) Initialize the key registers (128,192 and 256 bits) in CRYP_KEYRx as well as the initialization vector (IV).
- e) Set CRYPEN bit to '1' to start the calculation of the HASH key.
- f) Wait for the CRYPEN bit to be cleared to '0' before moving on to the next phase.
- g) Set the CRYPEN bit to '1'.

2. GCM header phase

This step must be performed after the GCM Init phase:

- Set the GCM_CCMPH bits to '01' in CRYP_CR to indicate that the header phase has started.
- i) Write the header data. Three methods can be used:
- Program the data by blocks of 32 bits into the CRYP_DIN register, and use the IFNF flag to determine if the input FIFO can receive data. The size of the header must be a multiple of 128 bits (4 words).
- Program the data into the CRYP_DIN register by blocks of 8 words, and use the IFEM flag to determine if the input FIFO can receive data (IFEM='1'). The size of the header must be a multiple of 128 bits (4 words).
- Use the DMA.
- j) Once all header data have been supplied, wait until the BUSY bit is cleared in the CRYP_SR register.
- GCM payload phase (encryption/decryption)

This step must be performed after the GCM header phase:

- k) Configure GCM CCMPH to '10' in the CRYP CR register.
- Select the algorithm direction (encryption or decryption) by using the ALGODIR bit in CRYP_CR.
- m) Program the payload message into the CRYP_DIN register, and use the IFNF flag to determine if the input FIFO can receive data. Alternatively, the data could be programmed into the CRYP_DIN register by blocks of 8 words and the IFEM flag used to determine if the input FIFO can receive data (IFEM='1'). In parallel, the OFNE/OFFU flag of the CRYP_DOUT register can be monitored to check if the output FIFO is not empty.
- n) Repeat the previous step until all payload blocks have been encrypted or



26.6 LPTIM registers

26.6.1 LPTIM interrupt and status register (LPTIM_ISR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 DOWN		4 ARROK	3 CMPOK	2 EXTTRIG	1 ARRM	0 CMPM

Bits 31:7 Reserved, must be kept at reset value.

Bit 6 **DOWN**: Counter direction change up to down

In Encoder mode, DOWN bit is set by hardware to inform application that the counter direction has changed from up to down.

Bit 5 UP: Counter direction change down to up

In Encoder mode, UP bit is set by hardware to inform application that the counter direction has changed from down to up.

Bit 4 ARROK: Autoreload register update OK

ARROK is set by hardware to inform application that the APB bus write operation to the LPTIM_ARR register has been successfully completed. If so, a new one can be initiated.

Bit 3 CMPOK: Compare register update OK

CMPOK is set by hardware to inform application that the APB bus write operation to the LPTIM_CMP register has been successfully completed. If so, a new one can be initiated.

Bit 2 EXTTRIG: External trigger edge event

EXTTRIG is set by hardware to inform application that a valid edge on the selected external trigger input has occurred. If the trigger is ignored because the timer has already started, then this flag is not set.

Bit 1 ARRM: Autoreload match

ARRM is set by hardware to inform application that LPTIM_CNT register's value reached the LPTIM_ARR register's value.

Bit 0 CMPM: Compare match

The CMPM bit is set by hardware to inform application that LPTIM_CNT register value reached the LPTIM_CMP register's value.

26.6.3 LPTIM interrupt enable register (LPTIM_IER)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	DOWNI E	UPIE	ARRO KIE	CMPO KIE	EXTTR IGIE	ARRMI E	CMPMI E								
									rw	rw	rw	rw	rw	rw	rw

Bits 31:7 Reserved, must be kept at reset value.

Bit 6 DOWNIE: Direction change to down Interrupt Enable

0: DOWN interrupt disabled1: DOWN interrupt enabled

Bit 5 UPIE: Direction change to UP Interrupt Enable

0: UP interrupt disabled1: UP interrupt enabled

Bit 4 **ARROKIE**: Autoreload register update OK Interrupt Enable

0: ARROK interrupt disabled1: ARROK interrupt enabled

Bit 3 **CMPOKIE**: Compare register update OK Interrupt Enable

0: CMPOK interrupt disabled1: CMPOK interrupt enabled

Bit 2 **EXTTRIGIE**: External trigger valid edge Interrupt Enable

0: EXTTRIG interrupt disabled1: EXTTRIG interrupt enabled

Bit 1 ARRMIE: Autoreload match Interrupt Enable

0: ARRM interrupt disabled1: ARRM interrupt enabled

Bit 0 **CMPMIE**: Compare match Interrupt Enable

0: CMPM interrupt disabled1: CMPM interrupt enabled

Caution: The LPTIM_IER register must only be modified when the LPTIM is disabled (ENABLE bit is reset to '0')

Table 180. USART register map and reset values (continued)

										_		" .				_	_	_	_	uc	_ `			_	_	<u> </u>					_	_	_
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	_	0
0x08	USART_CR3	Res.	900	700.		SCARCNT2:0]		Res.	DEP	DEM	DDRE	OVRDIS	ONEBIT	CTSIE	CTSE	RTSE	DMAT	DMAR	SCEN	NACK	HDSEL	IRLP	IREN	BIE									
	Reset value													0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	USART_BRR	Res.	Res.	Res.	Res.	Res.	Res.							ВІ	RR[15:0	0]																
0,00	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	USART_GTPR	Res.	Res.	Res.	Res.	Res.	Res.				GT[7:0]						ı	PSC	C[7:0)]												
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	USART_RTOR			В	LEN	N[7:	0]													R	OT	23:0)]										
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	USART_RQR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXFRQ	RXFRQ	MMRQ	SBKRQ	ABRRQ										
	Reset value																												0	0	0	0	0
0x1C	USART_ISR	Res.	TEACK	Res.	RWU	SBKF	CMF	BUSY	ABRF	ABRE	Res.	EOBF	RTOF	CTS	CTSIF	LBDF	TXE	TC	RXNE	IDLE	ORE	NF	FE	PE									
	Reset value											0		0	0	0	0	0	0		0	0	0	0	0	1	1	0	0	0	0	0	0
0x20	USART_ICR	Res.	Res.	Res.	Res.	CMCF	Res.	Res.	Res.	Res.	EOBCF	RTOCF	Res.	CTSCF	LBDCF	Res.	TCCF	Res.	IDLECF	ORECF	NCF	FECF	PECF										
	Reset value															0					0	0		0	0		0		0	0	0	0	0
0x24	USART_RDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				RI	DR[8	3:0]													
	Reset value																								Х	Х	Х	Х	Х	Х	Х	Х	Х
0x28	USART_TDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				TE	DR[8	3:0]													
	Reset value																								X	Х	Х	Х	Х	Х	х	Х	Х

Refer to Section 2.2 on page 65 for the register boundary addresses.







Figure 367. MSB justified 16-bit extended to 32-bit packet frame

LSB justified standard

This standard is similar to the MSB justified standard (no difference for the 16-bit and 32-bit full-accuracy frame formats).

The sampling of the input and output signals is the same as for the I2S Philips standard.



CK
WS
Reception
Transmission
SD
Channel left 32-bit

Channel right

MS30104V1

Figure 369. LSB justified 24-bit frame length

In transmission mode:

If data 0x3478AE have to be transmitted, two write operations to the SPIx_DR register are required by software or by DMA. The operations are shown below.



Table 239. Device-mode control and status registers (continued)

Acronym	Offset address	Register name
OTG_DOEPINTx	0xB08 0xB28 0xBA8	OTG device endpoint-x interrupt register (OTG_DOEPINTx) $(x = 05[FS]/8[HS]$, where $x = Endpoint_number)$ on page 1396 for USB_OTG FS
OTG_DOEPINTx	0xB08 0XB28 0xBE8	OTG device endpoint-x interrupt register (OTG_DOEPINTx) $(x = 05[FS]/8[HS]$, where $x = Endpoint_number)$ on page 1396 for USB_OTG HS
OTG_DOEPTSIZ0	0xB10	OTG device OUT endpoint 0 transfer size register (OTG_DOEPTSIZ0) on page 1399
OTG_DOEPTSIZx	0xB30 0xB50 0xBB0	OTG device OUT endpoint-x transfer size register (OTG_DOEPTSIZx) (x = 15[FS] /8[HS], where x = Endpoint_number) on page 1401 for USB_OTG FS
OTG_DOEPTSIZx	0xB30 0xB50 0xBF0	OTG device OUT endpoint-x transfer size register (OTG_DOEPTSIZx) $(x = 15[FS]/8[HS]$, where $x = Endpoint_number)$ on page 1401 for USB_OTG HS

Data FIFO (DFIFO) access register map

These registers, available in both host and device modes, are used to read or write the FIFO space for a specific endpoint or a channel, in a given direction. If a host channel is of type IN, the FIFO can only be read on the channel. Similarly, if a host channel is of type OUT, the FIFO can only be written on the channel.

Table 240. Data FIFO (DFIFO) access register map

FIFO access register section	Address range	Access
Device IN Endpoint 0/Host OUT Channel 0: DFIFO Write Access Device OUT Endpoint 0/Host IN Channel 0: DFIFO Read Access	0x1000-0x1FFC	w r
Device IN Endpoint 1/Host OUT Channel 1: DFIFO Write Access Device OUT Endpoint 1/Host IN Channel 1: DFIFO Read Access	0x2000-0x2FFC	w r
Device IN Endpoint $x^{(1)}$ /Host OUT Channel $x^{(1)}$: DFIFO Write Access Device OUT Endpoint $x^{(1)}$ /Host IN Channel $x^{(1)}$: DFIFO Read Access	0xX000-0xXFFC	w r

^{1.} Where x is 5[FS] / 8[HS] in device mode and 11[FS] / 15[HS] in host mode.






Figure 458. Isochronous IN transactions

- 1. Initialize and enable channel x as explained in Section: Channel initialization.
- 2. The OTG_HS host starts fetching the first packet as soon as the channel is enabled, and writes the OUT request along with the last DWORD fetch. In high-bandwidth transfers, the OTG_HS host continues fetching the next packet (up to the value specified in the MC field) before switching to the next channel.
- 3. The OTG_HS host attempts to send an OUT token at the beginning of the next (odd) frame/micro-frame.
- After successfully transmitting the packet, the HS_OTG host generates a CHH interrupt.
- 5. In response to the CHH interrupt, reinitialize the channel for the next transfer.




Figure 463. Normal isochronous OUT transaction - DMA mode

Isochronous IN transactions in DMA mode

The sequence of operations ((channel x) is as follows:

DocID026670 Rev 6 1446/1671







Figure 512. Bit timings

39.4 Arbitration

All devices that have to transmit - or retransmit - a message onto the CEC line have to ensure that it has been inactive for a number of bit periods. This signal free time is defined as the time starting from the final bit of the previous frame and depends on the initiating device and the current status as shown in the table below.

Figure 513. Signal free time



Since only one initiator is allowed at any one time, an arbitration mechanism is provided to avoid conflict when more than one initiator begins transmitting at the same time.

CEC line arbitration commences with the leading edge of the start bit and continues until the end of the initiator address bits within the header block. During this period, the initiator shall monitor the CEC line, if whilst driving the line to high impedance it reads it back to 0, it then assumes it has lost arbitration, stops transmitting and becomes a follower.

Bit 3 BRE: Rx-Bit Rising Error

BRE is set by hardware in case a Data-Bit waveform is detected with Bit Rising Error. BRE is set either at the time the misplaced rising edge occurs, or at the end of the maximum BRE tolerance allowed by RXTOL, in case rising edge is still longing. BRE stops message reception if BRESTP=1. BRE generates an Error-Bit on the CEC line if BREGEN=1.

BRE is cleared by software write at 1.

Bit 2 RXOVR: Rx-Overrun

RXOVR is set by hardware if RXBR is not yet cleared at the time a new byte is received on the CEC line and stored into RXD. RXOVR assertion stops message reception so that no acknowledge is sent. In case of broadcast, a negative acknowledge is sent.

RXOVR is cleared by software write at 1.

Bit 1 RXEND: End Of Reception

RXEND is set by hardware to inform application that the last byte of a CEC message is received from the CEC line and stored into the RXD buffer. RXEND is set at the same time of RXBR.

RXEND is cleared by software write at 1.

Bit 0 RXBR: Rx-Byte Received

The RXBR bit is set by hardware to inform application that a new byte has been received from the CEC line and stored into the RXD buffer.

RXBR is cleared by software write at 1.

39.7.6 CEC interrupt enable register (CEC_IER)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	TXACK IE	TXERR IE	TX UDRIE	TXEND IE	TXBR IE	ARBLST IE	RXACK IE	LBPE IE	SBPE IE	BREIE	RXOVR IE	RXEND IE	RXBR IE
			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:13 Reserved, must be kept at reset value.

Bit 12 TXACKIE: Tx-Missing Acknowledge Error Interrupt Enable

The TXACKEIE bit is set and cleared by software.

- 0: TXACKE interrupt disabled
- 1: TXACKE interrupt enabled

Bit 11 **TXERRIE**: Tx-Error Interrupt Enable

The TXERRIE bit is set and cleared by software.

- 0: TXERR interrupt disabled
- 1: TXERR interrupt enabled

Bit 10 TXUDRIE: Tx-Underrun Interrupt Enable

The TXUDRIE bit is set and cleared by software.

- 0: TXUDR interrupt disabled
- 1: TXUDR interrupt enabled



Index RM0385

FMC_SR355	LPTIM CFGR850
FMPI2C ISR979	LPTIM_CMP854
	LPTIM CNT855
	LPTIM_CR
G	LPTIM_ICR848
GPIOx AFRH	
–	LPTIM_IER849
GPIOx_AFRL	LPTIM_ISR
GPIOx_BSRR	LTDC_AWCR519
GPIOx_IDR206	LTDC_BCCR
GPIOx_LCKR207	LTDC_BPCR518
GPIOx_MODER204	LTDC_CDSR
GPIOx_ODR206	LTDC_CPSR525
GPIOx_OSPEEDR	LTDC GCR
GPIOx_OTYPER204	LTDC ICR
GPIOx_PUPDR	—
OF 10X_1 OF BIX	LTDC_IER
	LTDC_ISR
Н	LTDC_LIPCR525
LIACIL OD 507	LTDC_LxBFCR532
HASH_CR597	LTDC_LxCACR530
HASH_CSRx606	LTDC LxCFBAR533
HASH_DIN	LTDC_LxCFBLNR 534
HASH_HR0602	LTDC_LxCFBLR533
HASH_HR1602-603	LTDC_LxCKCR
HASH HR2 602-603	LTDC LxCLUTWR
HASH HR3603	—
HASH HR4	LTDC_LxCR
HASH IMR	LTDC_LxDCCR531
–	LTDC_LxPFCR530
HASH_SR	LTDC_LxWHPCR527
HASH_STR601	LTDC LxWVPCR528
	LTDC_SRCR522
1	LTDC_SSCR518
•	LTDC TWCR520
I2C_CR1969	LTDO_TWOR
I2C_CR2972	
I2C ICR981	0
I2C ISR979	OTG CID1355
I2C OAR1975	—
I2C_OAR2976	OTG_DAINT
I2C PECR982	OTG_DAINTMSK1383
-	OTG_DCFG1375
I2C_RXDR	OTG_DCTL1376
I2C_TIMEOUTR	OTG_DEACHINT1385
I2C_TIMINGR977	OTG DEACHINTMSK
I2C_TXDR983	OTG_DIEPCTL01387
I2Cx_CR2	OTG_DIEPCTLx
IWDG_KR860	OTG_DIEPEMPMSK
IWDG_PR861	–
IWDG_RLR	OTG_DIEPINTx
IWDG_SR863	OTG_DIEPMSK
IWDG_WINR	OTG_DIEPTSIZ0
1VVDO_VVIIVIT004	OTG_DIEPTSIZx
	OTG_DIEPTXF01352
L	OTG_DIEPTXFx1360
LOTIM ADD	OTG DOEPCTL0
LPTIM_ARR854	_