

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | ARM® Cortex®-M7  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 216MHz   |
| Connectivity               | CANbus, Ethernet, HDMI-CEC, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, SAI, SPDIFRX, SPI, UART/USART, USB OTG |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT  |
| Number of I/O              | 82   |
| Program Memory Size        | 1MB (1M x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 512K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.7V ~ 3.6V  |
| Data Converters            | A/D 24x12b; D/A 2x12b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 100-TFBGA  |
| Supplier Device Package    | 100-TFBGA (8x8)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f756vgh6                                      |

List of tables RM0385

## List of tables

| Table 1.  | STM32F75xxx and STM32F74xxx register boundary addresses                | 65  |
|-----------|--|-----|
| Table 2.  | Boot modes   |     |
| Table 3.  | Flash memory organization  |     |
| Table 4.  | Number of wait states according to CPU clock (HCLK) frequency          |     |
| Table 5.  | Program/erase parallelism  |     |
| Table 6.  | Flash interrupt request  |     |
| Table 7.  | Option byte organization   | 80  |
| Table 8.  | Access versus read protection level                                    | 85  |
| Table 9.  | OTP area organization  | 86  |
| Table 10. | Flash register map and reset values                                    | 94  |
| Table 11. | Voltage regulator configuration mode versus device operating mode      | 101 |
| Table 12. | Low-power mode summary   | 106 |
| Table 13. | Features over all modes  | 107 |
| Table 14. | Sleep-now entry and exit   | 111 |
| Table 15. | Sleep-on-exit entry and exit   | 112 |
| Table 16. | Stop operating modes   | 112 |
| Table 17. | Stop mode entry and exit (STM32F75xxx and STM32F74xxx)                 | 114 |
| Table 18. | Standby mode entry and exit  | 116 |
| Table 19. | PWR - register map and reset values                                    | 126 |
| Table 20. | RCC register map and reset values                                      | 192 |
| Table 21. | Port bit configuration table   | 197 |
| Table 22. | GPIO register map and reset values                                     | 210 |
| Table 23. | SYSCFG register map and reset values                                   | 217 |
| Table 24. | DMA1 request mapping   | 222 |
| Table 25. | DMA2 request mapping   | 222 |
| Table 26. | Source and destination address   | 223 |
| Table 27. | Source and destination address registers in double buffer mode (DBM=1) | 228 |
| Table 28. | Packing/unpacking & endian behavior (bit PINC = MINC = 1)              | 229 |
| Table 29. | Restriction on NDT versus PSIZE and MSIZE                              | 229 |
| Table 30. | FIFO threshold configurations  | 231 |
| Table 31. | Possible DMA configurations  | 235 |
| Table 32. | DMA interrupt requests   | 238 |
| Table 33. | DMA register map and reset values                                      | 249 |
| Table 34. | Supported color mode in input  | 256 |
| Table 35. | Data order in memory   | 257 |
| Table 36. | Alpha mode configuration   | 258 |
| Table 37. | Supported CLUT color mode  | 259 |
| Table 38. | CLUT data order in system memory                                       | 259 |
| Table 39. | Supported color mode in output   |     |
| Table 40. | Data order in memory   |     |
| Table 41. | DMA2D interrupt requests   | 265 |
| Table 42. | DMA2D register map and reset values                                    |     |
| Table 43. | STM32F75xxx and STM32F74xxx vector table                               |     |
| Table 44. | External interrupt/event controller register map and reset values      |     |
| Table 45. | CRC internal input/output signals                                      |     |
| Table 46. | CRC register map and reset values                                      |     |
| Table 47. | NOR/PSRAM bank selection   |     |
| Table 48. | NOR/PSRAM External memory address                                      |     |



## 7.2.6 SYSCFG external interrupt configuration register 4 (SYSCFG\_EXTICR4)

Address offset: 0x14

Reset value: 0x0000 0000

| 31   | 30    | 29     | 28   | 27   | 26    | 25      | 24   | 23   | 22    | 21     | 20   | 19   | 18    | 17      | 16   |
|------|-------|--------|------|------|-------|---------|------|------|-------|--------|------|------|-------|---------|------|
| Res. | Res.  | Res.   | Res. | Res. | Res.  | Res.    | Res. | Res. | Res.  | Res.   | Res. | Res. | Res.  | Res.    | Res. |
| 15   | 14    | 13     | 12   | 11   | 10    | 9       | 8    | 7    | 6     | 5      | 4    | 3    | 2     | 1       | 0    |
|      | EXTI1 | 5[3:0] |      |      | EXTI1 | 14[3:0] |      |      | EXTI1 | 3[3:0] |      |      | EXTI1 | 12[3:0] |      |
| rw   | rw    | rw     | rw   | rw   | rw    | rw      | rw   | rw   | rw    | rw     | rw   | rw   | rw    | rw      | rw   |

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIx[3:0]**: EXTI x configuration (x = 12 to 15)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: PF[x] pin

0110: PG[x] pin 0111: PH[x] pin

4004.0 15.1 -:-

1001:PJ[x] pin

1010:PK[x] pin

Note: PK[15:12] are not used

## 7.2.7 Compensation cell control register (SYSCFG\_CMPCR)

Address offset: 0x20

Reset value: 0x0000 0000

| 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24    | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16     |
|------|------|------|------|------|------|------|-------|------|------|------|------|------|------|------|--------|
| Res.  | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res.   |
|      |      |      |      |      |      |      |       |      |      |      |      |      |      |      |        |
| 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0      |
| Res. | READY | Res. | CMP_PD |
|      |      |      |      |      |      |      | r     |      |      |      |      |      |      |      | rw     |

Bits 31:9 Reserved, must be kept at reset value.



Figure 91 shows the block diagram of the temperature sensor.

When not in use, the sensor can be put in power down mode.


Note: The TSVI

The TSVREFE bit must be set to enable the conversion of both internal channels: the ADC1\_IN18 (temperature sensor) and the ADC1\_IN17 (VREFINT).

## Main features

- Supported temperature range: -40 to 125 °C
- Precision: ±1.5 °C

Figure 91. Temperature sensor and  $V_{\mbox{\scriptsize REFINT}}$  channel block diagram



1. V<sub>SENSE</sub> is input to ADC1\_IN18.

Note:

Camera modules can have 8 such codes (in interleaved mode). For this reason, the interleaved mode is not supported by the camera interface (otherwise, every other half-frame would be discarded).

#### Mode 2

Four embedded codes signal the following events

- Frame start (FS)
- Frame end (FE)
- Line start (LS)
- Line end (LE)

The XY values in the 0xFF0000XY format of the four codes are programmable (see Section 17.8.7: DCMI embedded synchronization code register (DCMI\_ESCR)).

A 0xFF value programmed as a "frame end" means that all the unused codes are interpreted as valid frame end codes.

In this mode, once the camera interface has been enabled, the frame capture starts after the first occurrence of the frame end (FE) code followed by a frame start (FS) code.

#### Mode 1

An alternative coding is the camera mode 1. This mode is ITU656 compatible.

The codes signal another set of events:

- SAV (active line) line start
- EAV (active line) line end
- SAV (blanking) end of line during interframe blanking period
- EAV (blanking) end of line during interframe blanking period

This mode can be supported by programming the following codes:

- FS ≤ 0xFF
- FE ≤ 0xFF
- LS ≤ SAV (active)
- LE ≤ EAV (active)

An embedded unmask code is also implemented for frame/line start and frame/line end codes. Using it, it is possible to compare only the selected unmasked bits with the programmed code. You can therefore select a bit to compare in the embedded code and detect a frame/line start or frame/line end. This means that there can be different codes for the frame/line start and frame/line end with the unmasked bit position remaining the same.

## **Example**

FS = 0xA5

Unmask code for FS = 0x10

In this case the frame start code is embedded in the bit 4 of the frame start code.

## 17.5.4 Capture modes

This interface supports two types of capture: snapshot (single frame) and continuous grab.



## 17.6 Data format description

## 17.6.1 Data formats

Three types of data are supported:

- 8-bit progressive video: either monochrome or raw Bayer format
- YCbCr 4:2:2 progressive video
- RGB565 progressive video. A pixel coded in 16 bits (5 bits for blue, 5 bits for red, 6 bits for green) takes two clock cycles to be transferred.

Compressed data: JPEG

For B&W, YCbCr or RGB data, the maximum input size is  $2048 \times 2048$  pixels. No limit in JPEG compressed mode.

For monochrome, RGB & YCbCr, the frame buffer is stored in raster mode. 32-bit words are used. Only the little endian format is supported.




Figure 109.Pixel raster scan order

## 17.6.2 Monochrome format

Characteristics:

- Raster format
- 8 bits per pixel

Table 109 shows how the data are stored.

Table 109.Data storage in monochrome progressive video format

| Byte address | 31:24 | 23:16 | 15:8  | 7:0   |
|--------------|-------|-------|-------|-------|
| 0            | n + 3 | n + 2 | n + 1 | n     |
| 4            | n + 7 | n + 6 | n + 5 | n + 4 |



## 18.3 LTDC functional description

## 18.3.1 LTDC block diagram

The block diagram of the LTDC is shown in Figure 110: LTDC block diagram.

Pixel Clock domain AHB clock domain ayer 1 LCD\_HSYNC PFC FIFO ☐ LCD\_VSYNC Blending Dithering AHB unit interface unit LCD DE Layer 1 LCD-TFT LCD CLK PFC FIFO Panel LCD\_R[7:0] **▶** LCD\_G[7:0] APB2 clock domain Configuration **Timing** and Status generato registers Interrupts MSv19675V1

Figure 110. LTDC block diagram

Layer FIFO: One FIFO 64x32 bit per layer.

PFC: Pixel Format Convertor performing the pixel format conversion from the selected input pixel format of a layer to words.

AHB interface: For data transfer from memories to the FIFO.

Blending, Dithering unit and Timings Generator: Refer to Section 18.4.1 and Section 18.4.2.

## 18.3.2 LTDC reset and clocks

The LCD-TFT controller peripheral uses 3 clock domains:

- The AHB clock domain (HCLK): for data transfer from the memories to the Layer FIFO and frame buffer configuration register
- The APB2 clock domain (PCLK2): for global configuration register and interrupt registers
- The Pixel Clock domain (LCD\_CLK): to generate LCD-TFT interface signals, pixel data generation and layer configuration. The LCD\_CLK output should be configured following the panel requirements. The LCD\_CLK is configured through the specific PLL (refer to the reset and clock control section).

*Table 115* summarizes the clock domain for each register.



Bits 31:8 Reserved, must be kept at reset value

## Bits 7:0 CONSTA[7:0]: Constant Alpha

These bits configure the Constant Alpha used for blending. The Constant Alpha is divided by 255 by hardware.

Example: if the programmed Constant Alpha is 0xFF, the Constant Alpha value is 255/255=1

# 18.7.20 LTDC Layerx Default Color Configuration Register (LTDC\_LxDCCR) (where x=1..2)

This register defines the default color of a layer in the format ARGB. The default color is used outside the defined layer window or when a layer is disabled. The reset value of 0x00000000 defines a transparent black color.

Address offset: 0x9C + 0x80 x (Layerx -1), Layerx = 1 or 2

Reset value: 0x0000 0000

| 31 | 30 | 29 | 28   | 27        | 26 | 25 | 24 | 23 | 22 | 21 | 20   | 19      | 18 | 17 | 16 |
|----|----|----|------|-----------|----|----|----|----|----|----|------|---------|----|----|----|
|    |    |    | DCAL | .PHA[7:0] | l  |    |    |    |    |    | DCRI | ED[7:0] |    |    |    |
|    |    |    |      | rw        |    |    |    | rw | rw | rw | rw   | rw      | rw | rw | rw |
| 15 | 14 | 13 | 12   | 11        | 10 | 9  | 8  | 7  | 6  | 5  | 4    | 3       | 2  | 1  | 0  |
|    |    |    | DCGR | REEN[7:0  | ]  |    |    |    |    |    | DCBL | UE[7:0] |    |    |    |
|    |    |    |      | rw        |    |    |    | rw | rw | rw | rw   | rw      | rw | rw | rw |

Bits 31:24 DCALPHA[7:0]: Default Color Alpha

These bits configure the default alpha value

Bits 23:16 DCRED[7:0]: Default Color Red

These bits configure the default red value

Bits 15:8 DCGREEN[7:0]: Default Color Green

These bits configure the default green value

Bits 7:0 DCBLUE[7:0]: Default Color Blue

These bits configure the default blue value

used to determine if the input FIFO can receive data (IFEM='1'). In parallel, the OFNE/OFFU flag of the CRYP\_DOUT register can be monitored to check if the output FIFO is not empty.

 Repeat the previous step until all payload blocks have been encrypted or decrypted. Alternatively, DMA could be used.

#### 4. CCM final phase

This step generates the authentication tag. During this phase, the authentication tag of the message is generated and stored in the CRYP DOUT register.

- p) Configure GCM\_CCMPH[1:0] bits to '11' in CRYP\_CR.
- q) Load the A0 initialized counter, and program the 128-bit A0 value by writing 4 times 32 bits into the CRYP\_DIN register.
- r) Wait till the OFNE flag (FIFO output not empty) is set to '1' in the CRYP\_SR register.
- s) Read the CRYP\_DOUT register 4 times: the output corresponds to the encrypted authentication tag.
- t) Disable the cryptographic processor (CRYPEN bit in CRYP CR = '0')

Note:

The hardware does not perform the formatting of the original B0 and B1 packets and the tag comparison between encryption and decryption. They have to be handled by software.

The cryptographic processor does not need to be disabled/enabled when moving from the header phase to the tag phase.

AES cipher message authentication code (CMAC)

The CMAC algorithm allows authenticating the plaintext, and generating the corresponding tag. The CMAC sequence is identical to the CCM one, except that the payload phase is skipped.

## 20.3.4 Data type

Data enter the CRYP processor 32 bits (word) at a time as they are written into the CRYP\_DIN register. The principle of the DES is that streams of data are processed 64 bits by 64 bits and, for each 64-bit block, the bits are numbered from M1 to M64, with M1 the leftmost bit and M64 the right-most bit of the block. The same principle is used for the AES, but with a 128-bit block size.

The system memory organization is little-endian: whatever the data type (bit, byte, 16-bit half-word, 32-bit word) used, the least-significant data occupy the lowest address locations. A bit, byte, or half-word swapping operation (depending on the kind of data to be encrypted) therefore has to be performed on the data read from the IN FIFO before they enter the CRYP processor. The same swapping operation should be performed on the CRYP data before they are written into the OUT FIFO. For example, the operation would be byte swapping for an ASCII text stream.

The kind of data to be processed is configured with the DATATYPE bitfield in the CRYP control register (CRYP\_CR).



## CRYP\_K3RR (address offset: 0x3C)

| 31                 | 30                 | 29                 | 28                 | 27                 | 26                 | 25               | 24               | 23               | 22               | 21               | 20               | 19               | 18               | 17               | 16               |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| k3.33<br>b31       | k3.34<br>b30       | k3.35<br>b29       | k3.36<br>b28       | k3.37<br>b27       | k3.38<br>b26       | k3.39<br>b25     | k3.40<br>b24     | k3.41<br>b23     | k3.42<br>b22     | k3.43<br>b21     | k3.44<br>b20     | k3.45<br>b19     | k3.46<br>b18     | k3.47<br>b17     | k3.48<br>b16     |
| W                  | W                  | w                  | W                  | W                  | W                  | W                | W                | W                | W                | W                | w                | w                | W                | W                | W                |
|                    |                    |                    |                    |                    |                    |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |
| 15                 | 14                 | 13                 | 12                 | 11                 | 10                 | 9                | 8                | 7                | 6                | 5                | 4                | 3                | 2                | 1                | 0                |
| 15<br>k3.49<br>b15 | 14<br>k3.50<br>b14 | 13<br>k3.51<br>b13 | 12<br>k3.52<br>b12 | 11<br>k3.53<br>b11 | 10<br>k3.54<br>b10 | 9<br>k3.55<br>b9 | 8<br>k3.56<br>b8 | 7<br>k3.57<br>b7 | 6<br>k3.58<br>b6 | 5<br>k3.59<br>b5 | 4<br>k3.60<br>b4 | 3<br>k3.61<br>b3 | 2<br>k3.62<br>b2 | 1<br>k3.63<br>b1 | 0<br>k3.64<br>b0 |

Note:

Write accesses to these registers are disregarded when the cryptographic processor is busy (bit BUSY = 1 in the CRYP\_SR register).

## 20.6.10 CRYP initialization vector registers (CRYP IV0...1(L/R)R)

Address offset: 0x40 to 0x4C Reset value: 0x0000 0000

The CRYP\_IV0...1(L/R)R are the left-word and right-word registers for the initialization vector (64 bits for DES/TDES and 128 bits for AES) and are used in the CBC (Cipher block chaining) and Counter (CTR) modes. After each computation round of the TDES or AES Core, the CRYP\_IV0...1(L/R)R registers are updated as described in Section: DES and TDES Cipher block chaining (DES/TDES-CBC) mode on page 550, Section: AES Cipher block chaining (AES-CBC) mode on page 554 and Section: AES counter mode (AES-CTR) mode on page 556.

IV0 is the leftmost bit whereas IV63 (DES, TDES) or IV127 (AES) are the rightmost bits of the initialization vector. IV1(L/R)R is used only in the AES.

## CRYP\_IV0LR (address offset: 0x40)

| 31         | 30         | 29         | 28         | 27         | 26         | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| IV0        | IV1        | IV2        | IV3        | IV4        | IV5        | IV6       | IV7       | IV8       | IV9       | IV10      | IV11      | IV12      | IV13      | IV14      | IV15      |
| rw         | rw         | rw         | rw         | rw         | rw         | rw        | rw        | rw        | rw        | rw        | rw        | rw        | rw        | rw        | rw        |
|            |            |            |            |            |            |           |           |           |           |           |           |           |           |           |           |
| 15         | 14         | 13         | 12         | 11         | 10         | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| 15<br>IV16 | 14<br>IV17 | 13<br>IV18 | 12<br>IV19 | 11<br>IV20 | 10<br>IV21 | 9<br>IV22 | 8<br>IV23 | 7<br>IV24 | 6<br>IV25 | 5<br>IV26 | 4<br>IV27 | 3<br>IV28 | 2<br>IV29 | 1<br>IV30 | 0<br>IV31 |

## CRYP\_IV0RR (address offset: 0x44)

| 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| IV32 | IV33 | IV34 | IV35 | IV36 | IV37 | IV38 | IV39 | IV40 | IV41 | IV42 | IV43 | IV44 | IV45 | IV46 | IV47 |
| rw   |
| 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| IV48 | IV49 | IV50 | IV51 | IV52 | IV53 | IV54 | IV55 | IV56 | IV57 | IV58 | IV59 | IV60 | IV61 | IV62 | IV63 |
|      |      | rw   |



## 25.4.4 TIM6/TIM7 status register (TIMx\_SR)

Address offset: 0x10 Reset value: 0x0000

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0     |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| Res | UIF   |
|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     | rc_w0 |

Bits 15:1 Reserved, must be kept at reset value.

Bit 0 **UIF**: Update interrupt flag

This bit is set by hardware on an update event. It is cleared by software.

- 0: No update occurred.
- 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
- At overflow or underflow regarding the repetition counter value and if UDIS = 0 in the TIMx\_CR1 register.
- When CNT is reinitialized by software using the UG bit in the TIMx\_EGR register, if URS = 0 and UDIS = 0 in the TIMx\_CR1 register.

## 25.4.5 TIM6/TIM7 event generation register (TIMx\_EGR)

Address offset: 0x14 Reset value: 0x0000

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0  |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|
| Res | UG |
|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     | w  |

Bits 15:1 Reserved, must be kept at reset value.

Bit 0 UG: Update generation

This bit can be set by software, it is automatically cleared by hardware.

- 0: No action.
- 1: Re-initializes the timer counter and generates an update of the registers. Note that the prescaler counter is cleared too (but the prescaler ratio is not affected).

## 25.4.6 TIM6/TIM7 counter (TIMx\_CNT)

Address offset: 0x24 Reset value: 0x0000

| 31         | 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23     | 22  | 21  | 20  | 19  | 18  | 17  | 16  |
|------------|-----|-----|-----|-----|-----|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|
| UIF<br>CPY | Res    | Res | Res | Res | Res | Res | Res | Res |
| r          |     |     |     |     |     |     |     |        |     |     |     |     |     |     |     |
| 15         | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7      | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|            |     |     |     |     |     |     | CNT | [15:0] |     |     |     |     |     |     |     |
| rw         | rw  | rw  | rw  | rw  | rw  | rw  | rw  | rw     | rw  | rw  | rw  | rw  | rw  | rw  | rw  |



## 29.6.3 RTC control register (RTC\_CR)

Address offset: 0x08

Backup domain reset value: 0x0000 0000

System reset: not affected

| 31   | 30    | 29     | 28     | 27   | 26   | 25    | 24    | 23   | 22  | 21          | 20      | 19     | 18  | 17           | 16    |
|------|-------|--------|--------|------|------|-------|-------|------|-----|-------------|---------|--------|-----|--------------|-------|
| Res. | Res.  | Res.   | Res.   | Res. | Res. | Res.  | ITSE  | COE  | OSE | L[1:0]      | POL     | COSEL  | BKP | SUB1H        | ADD1H |
|      |       |        |        |      |      |       | rw    | rw   | rw  | rw          | rw      | rw     | rw  | w            | w     |
| 15   | 14    | 13     | 12     | 11   | 10   | 9     | 8     | 7    | 6   | 5           | 4       | 3      | 2   | 1            | 0     |
| TSIE | WUTIE | ALRBIE | ALRAIE | TSE  | WUTE | ALRBE | ALRAE | Res. | FMT | BYPS<br>HAD | REFCKON | TSEDGE | W   | WUCKSEL[2:0] |       |
| rw   | rw    | rw     | rw     | rw   | rw   | rw    | rw    |      | rw  | rw          | rw      | rw     | rw  | rw           | rw    |

#### Bits 31:25 Reserved, must be kept at reset value.

Bit 24 ITSE: timestamp on internal event enable

0: internal event timestamp disabled

1: internal event timestamp enabled

#### Bit 23 COE: Calibration output enable

This bit enables the RTC\_CALIB output

0: Calibration output disabled

1: Calibration output enabled

#### Bits 22:21 OSEL[1:0]: Output selection

These bits are used to select the flag to be routed to RTC\_ALARM output

00: Output disabled

01: Alarm A output enabled

10: Alarm B output enabled

11: Wakeup output enabled

## Bit 20 POL: Output polarity

This bit is used to configure the polarity of RTC\_ALARM output

0: The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])

1: The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]).

#### Bit 19 COSEL: Calibration output selection

When COE=1, this bit selects which signal is output on RTC CALIB.

0: Calibration output is 512 Hz

1: Calibration output is 1 Hz

These frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV\_A=127 and PREDIV\_S=255). Refer to Section 29.3.15: Calibration clock output

#### Bit 18 BKP: Backup

This bit can be written by the user to memorize whether the daylight saving time change has been performed or not.

SDA MSB ACK

SCL 1 2 8 9

Start condition

MS19854V1

Figure 286. I<sup>2</sup>C bus protocol

Acknowledge can be enabled or disabled by software. The I2C interface addresses can be selected by software.






Figure 293. Transfer sequence flowchart for I2C slave transmitter, NOSTRETCH=1






Figure 334. IrDA data modulation (3/16) -Normal Mode

## 31.5.15 USART continuous communication in DMA mode

The USART is capable of performing continuous communication using the DMA. The DMA requests for Rx buffer and Tx buffer are generated independently.

Note:

Please refer to Section 31.4: USART implementation on page 988 to determine if the DMA mode is supported. If DMA is not supported, use the USART as explained in Section 31.5.2: USART transmitter or Section 31.5.3: USART receiver. To perform continuous communication, the user can clear the TXE/RXNE flags In the USART\_ISR register.

## **Transmission using DMA**

DMA mode can be enabled for transmission by setting DMAT bit in the USART\_CR3 register. Data is loaded from a SRAM area configured using the DMA peripheral (refer to Section 8: Direct memory access controller (DMA) on page 242) to the USART\_TDR register whenever the TXE bit is set. To map a DMA channel for USART transmission, use the following procedure (x denotes the channel number):

- Write the USART\_TDR register address in the DMA control register to configure it as the destination of the transfer. The data is moved to this address from memory after each TXE event.
- Write the memory address in the DMA control register to configure it as the source of the transfer. The data is loaded into the USART\_TDR register from this memory area after each TXE event.
- Configure the total number of bytes to be transferred to the DMA control register.
- Configure the channel priority in the DMA register
- 5. Configure DMA interrupt generation after half/ full transfer as required by the application.
- 6. Clear the TC flag in the USART\_ISR register by setting the TCCF bit in the USART\_ICR register.
- 7. Activate the channel in the DMA register.

When the number of data transfers programmed in the DMA Controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

In transmission mode, once the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA\_ISR register), the TC flag can be monitored to make sure that the USART






Figure 352. Slave full-duplex communication

Assumptions for slave full-duplex communication example:

Data size > 8 bit

## If DMA is used:

- Number of Tx frames transacted by DMA is set to 3
- Number of Rx frames transacted by DMA is set to 3

See also : Communication diagrams on page 1066 for details about common assumptions and notes.

By default SDMMC\_D0 is used for data transfer. After initialization, the host can change the databus width.

If a MultiMediaCard is connected to the bus, SDMMC\_D0, SDMMC\_D[3:0] or SDMMC\_D[7:0] can be used for data transfer. MMC V3.31 or previous, supports only 1 bit of data so only SDMMC\_D0 can be used.

If an SD or SD I/O card is connected to the bus, data transfer can be configured by the host to use SDMMC\_D0 or SDMMC\_D[3:0]. All data lines are operating in push-pull mode.

## **SDMMC\_CMD** has two operational modes:

- Open-drain for initialization (only for MMCV3.31 or previous)
- Push-pull for command transfer (SD/SD I/O card MMC4.2 use push-pull drivers also for initialization)

**SDMMC\_CK** is the clock to the card: one bit is transferred on both command and data lines with each clock cycle.

The SDMMC uses two clock signals:

- SDMMC adapter clock SDMMCCLK = 50 MHz)
- APB2 bus clock (PCLK2)

PCLK2 and SDMMC CK clock frequencies must respect the following condition:

 $Frequenc(PCLK2) > ((3xWidth)/\ 32) \times Frequency(SDMMC\_CK)$ 

The signals shown in *Table 198* are used on the MultiMediaCard/SD/SD I/O card bus.

Table 198. SDMMC I/O definitions

| Pin          | Direction     | Description   |
|--------------|---------------|---|
| SDMMC_CK     | Output        | MultiMediaCard/SD/SDIO card clock. This pin is the clock from host to card.                 |
| SDMMC_CMD    | Bidirectional | MultiMediaCard/SD/SDIO card command. This pin is the bidirectional command/response signal. |
| SDMMC_D[7:0] | Bidirectional | MultiMediaCard/SD/SDIO card data. These pins are the bidirectional databus.                 |



| 31   | 30   | 29   | 28   | 27   | 26           | 25   | 24           | 23           | 22               | 21               | 20                | 19            | 18    | 17            | 16            |
|------|------|------|------|------|--------------|------|--------------|--------------|------------------|------------------|-------------------|---------------|-------|---------------|---------------|
| Res. | Res. | Res. | Res. | Res. | Res.         | Res. | Res.         | Res.         | SDIO<br>ITC      | Res.             | Res.              | Res.          | Res.  | Res.          | Res.          |
|      |      |      |      |      |              |      |              |              | rw               |                  |                   |               |       |               |               |
| 15   | 14   | 13   | 12   | 11   | 10           | 9    | 8            | 7            | 6                | 5                | 4                 | 3             | 2     | 1             | 0             |
| Res. | Res. | Res. | Res. | Res. | DBCK<br>ENDC | Res. | DATA<br>ENDC | CMD<br>SENTC | CMD<br>REND<br>C | RX<br>OVERR<br>C | TX<br>UNDERR<br>C | DTIME<br>OUTC | CTIME | DCRC<br>FAILC | CCRC<br>FAILC |
|      |      |      |      |      | rw           |      | rw           | rw           | rw               | rw               | rw                | rw            | rw    | rw            | rw            |

Bits 31:23 Reserved, must be kept at reset value.

Bit 22 SDIOITC: SDIOIT flag clear bit

Set by software to clear the SDIOIT flag.

0: SDIOIT not cleared 1: SDIOIT cleared

Bits 21:11 Reserved, must be kept at reset value.

Bit 10 **DBCKENDC:** DBCKEND flag clear bit

Set by software to clear the DBCKEND flag.

0: DBCKEND not cleared1: DBCKEND cleared

Bit 9 Reserved, must be kept at reset value.

Bit 8 DATAENDC: DATAEND flag clear bit

Set by software to clear the DATAEND flag.

0: DATAEND not cleared

1: DATAEND cleared

Bit 7 CMDSENTC: CMDSENT flag clear bit

Set by software to clear the CMDSENT flag.

0: CMDSENT not cleared1: CMDSENT cleared

Bit 6 CMDRENDC: CMDREND flag clear bit

Set by software to clear the CMDREND flag.

0: CMDREND not cleared

1: CMDREND cleared

Bit 5 RXOVERRC: RXOVERR flag clear bit

Set by software to clear the RXOVERR flag.

0: RXOVERR not cleared1: RXOVERR cleared

Bit 4 TXUNDERRC: TXUNDERR flag clear bit

Set by software to clear TXUNDERR flag.

0: TXUNDERR not cleared

1: TXUNDERR cleared

Bit 3 DTIMEOUTC: DTIMEOUT flag clear bit

Set by software to clear the DTIMEOUT flag.

0: DTIMEOUT not cleared

1: DTIMEOUT cleared



## Ethernet MAC interrupt mask register (ETH\_MACIMR)

Address offset: 0x003C Reset value: 0x0000 0000

The ETH\_MACIMR register bits make it possible to mask the interrupt signal due to the

corresponding event in the ETH\_MACSR register.

| 15   | 14   | 13   | 12   | 11   | 10   | 9     | 8    | 7    | 6    | 5    | 4    | 3     | 2    | 1    | 0    |
|------|------|------|------|------|------|-------|------|------|------|------|------|-------|------|------|------|
| Res. | Res. | Res. | Res. | Res. | Res. | TSTIM | Res. | Res. | Res. | Res. | Res. | PMTIM | Res. | Res. | Res. |
|      |      |      |      |      |      | rw    |      |      |      |      |      | rw    |      |      |      |

Bits 15:10 Reserved, must be kept at reset value.

Bit 9 TSTIM: Time stamp trigger interrupt mask

When set, this bit disables the time stamp interrupt generation.

Bits 8:4 Reserved, must be kept at reset value.

Bit 3 PMTIM: PMT interrupt mask

When set, this bit disables the assertion of the interrupt signal due to the setting of the PMT Status bit in ETH\_MACSR.

Bits 2:0 Reserved, must be kept at reset value.

## Ethernet MAC address 0 high register (ETH\_MACA0HR)

Address offset: 0x0040 Reset value: 0x8000 FFFF

The MAC address 0 high register holds the upper 16 bits of the 6-byte first MAC address of the station. Note that the first DA byte that is received on the MII interface corresponds to the LS Byte (bits [7:0]) of the MAC address low register. For example, if 0x1122 3344 5566 is received (0x11 is the first byte) on the MII as the destination address, then the MAC address 0 register [47:0] is compared with 0x6655 4433 2211.

| 31 | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23        | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|----|------|------|------|------|------|------|------|-----------|------|------|------|------|------|------|------|
| MO | Res.      | Res. | Res. | Res. | Res. | Res. | Res. | Res. |
| 1  |      |      |      |      |      |      |      |           |      |      |      |      |      |      |      |
|    |      |      |      |      |      |      |      |           |      |      |      |      |      |      |      |
| 15 | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7         | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| 15 | 14   | 13   | 12   | 11   | 10   | 9    |      | 7<br>CA0H | 6    | 5    | 4    | 3    | 2    | 1    | 0    |

Bit 31 MO: Always 1.

Bits 30:16 Reserved, must be kept at reset value.

Bits 15:0 MACA0H: MAC address0 high [47:32]

This field contains the upper 16 bits (47:32) of the 6-byte MAC address0. This is used by the MAC for filtering for received frames and for inserting the MAC address in the transmit flow control (Pause) frames.



## 40.10 Core debug

Core debug is accessed through the core debug registers. Debug access to these registers is by means of the *Advanced High-performance Bus* (AHB-AP) port. The processor can access these registers directly over the internal *Private Peripheral Bus* (PPB).

It consists of 4 registers:

Table 271. Core debug registers

| Register | Description   |
|----------|---|
| DHCSR    | The 32-bit Debug Halting Control and Status Register This provides status information about the state of the processor enable core debug halt and step the processor                                |
| DCRSR    | The 17-bit Debug Core Register Selector Register: This selects the processor register to transfer data to or from.  |
| DCRDR    | The 32-bit Debug Core Register Data Register: This holds data for reading and writing registers to and from the processor selected by the DCRSR (Selector) register.                                |
| DEMCR    | The 32-bit Debug Exception and Monitor Control Register: This provides Vector Catching and Debug Monitor Control. This register contains a bit named <i>TRCENA</i> which enable the use of a TRACE. |

Note: **Important**: these registers are not reset by a system reset. They are only reset by a power-on reset.

Refer to the Cortex®-M7 with FPU TRM for further details.

To Halt on reset, it is necessary to:

- enable the bit0 (VC\_CORRESET) of the Debug and Exception Monitor Control Register
- enable the bit0 (C DEBUGEN) of the Debug Halting Control and Status Register.



Debug support (DBG) RM0385

For this, the debugger host must first set some debug configuration registers to change the low-power mode behavior:

- In Sleep mode, DBG\_SLEEP bit of DBGMCU\_CR register must be previously set by the debugger. This will feed HCLK with the same clock that is provided to FCLK (system clock previously configured by the software).
- In Stop mode, the bit DBG\_STOP must be previously set by the debugger. This will enable the internal RC oscillator clock to feed FCLK and HCLK in STOP mode.

## 40.16.2 Debug support for timers, watchdog, bxCAN and I<sup>2</sup>C

During a breakpoint, it is necessary to choose how the counter of timers and watchdog should behave:

- They can continue to count inside a breakpoint. This is usually required when a PWM is controlling a motor, for example.
- They can stop to count inside a breakpoint. This is required for watchdog purposes.

For the bxCAN, the user can choose to block the update of the receive register during a breakpoint.

For the I<sup>2</sup>C, the user can choose to block the SMBUS timeout during a breakpoint.

For timers having complementary outputs, when the counter is stopped (DBG\_TIMx\_STOP=1), the outputs are disabled (as if the MOE bit was reset) for safety purposes.

## 40.16.3 Debug MCU configuration register

This register allows the configuration of the MCU under DEBUG. This concerns:

- Low-power mode support
- Timer and watchdog counter support
- bxCAN communication support
- Trace pin assignment

This DBGMCU\_CR is mapped on the External PPB bus at address 0xE0042004

It is asynchronously reset by the PORESET (and not the system reset). It can be written by the debugger under system reset.

If the debugger host does not support these features, it is still possible for the user software to write to these registers.

