



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.75K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf8720-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON<0>), controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in Configuration Register 1H. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of Reset. Note: The Timer1 oscillator must be enabled and operating to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.

REGISTER 2-1: OSCCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
—	_	_	_	_	_	_	SCS
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 SCS: System Clock Switch bit

When OSCSEN Configuration bit = 0 and T1OSCEN bit is set:

1 = Switch to Timer1 oscillator/clock pin

0 = Use primary oscillator/clock input pin

When OSCSEN and T1OSCEN are in other states:

Bit is forced clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



FIGURE 3-7:TIME-OUT SEQUENCE ON POR W/PLL ENABLED
(MCLR TIED TO VDD VIA 1 k Ω RESISTOR)



5.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

5.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Execute a NOP.
- 9. Re-enable interrupts.

	MOVLW MOVWF MOVLW MOVWF MOVLW	CODE_ADDR_UP TBLPTRU CODE_ADDR_HI TBLPTRH CODE_ADDR_LO	PER ; ; GH N	load TBLPTR with the base address of the memory block
ERASE ROW	MOVWF	TREPTRE		
	BSF BCF BSF BSF BCF	EECON1, EEPG EECON1, CFGS EECON1, WREN EECON1, FREE INTCON, GIE); ; ; ; ;	point to Flash program memory access Flash program memory enable write to memory enable Row Erase operation disable interrupts
Required Sequence	MOVLW MOVWF MOVLW MOVWF BSF NOP	55h EECON2 AAh EECON2 EECON1, WR	; ; ;	write 55H write AAH start erase (CPU stall)
	BSF	INTCON, GIE	;	re-enable interrupts

EXAMPLE 5-2: ERASING A FLASH PROGRAM MEMORY ROW

6.2 16-bit Mode

The External Memory Interface implemented in PIC18F8X20 devices operates only in 16-bit mode. The mode selection is not software configurable, but is programmed via the configuration bits.

The WM<1:0> bits in the MEMCON register determine three types of connections in 16-bit mode. They are referred to as:

- 16-bit Byte Write
- 16-bit Word Write
- 16-bit Byte Select

These three different configurations allow the designer maximum flexibility in using 8-bit and 16-bit memory devices.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits A<15:0> are available on the External Memory Interface bus. Following the address latch, the Output Enable signal (\overline{OE}) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

6.2.1 16-BIT BYTE WRITE MODE

Figure 6-1 shows an example of 16-bit Byte Write mode for PIC18F8X20 devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and <u>lower bytes</u> of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.





9.0 INTERRUPTS

The PIC18FXX20 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high or a low priority level. The high priority interrupt vector is at 000008h, while the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are thirteen registers which are used to control interrupt operation. They are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files, supplied with MPLAB[®] IDE, be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- · Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

10.6 PORTF, LATF and TRISF Registers

PORTF is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATF register, read and write the latched output value for PORTF.

PORTF is multiplexed with several analog peripheral functions, including the A/D converter inputs and comparator inputs, outputs and voltage reference.

- Note 1: On a Power-on Reset, the RF6:RF0 pins are configured as inputs and read as '0'.
 - **2:** To configure PORTF as digital I/O, turn off comparators and set ADCON1 value.

EXAMPLE 10-6: INITIALIZING PORTF

CLRF	PORTF	;	Initialize PORTF by
		;	clearing output
		;	data latches
CLRF	LATF	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0x07	;	
MOVWF	CMCON	;	Turn off comparators
MOVLW	0x0F	;	
MOVWF	ADCON1	;	Set PORTF as digital I/O
MOVLW	0xCF	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISF	;	Set RF3:RF0 as inputs
		;	RF5:RF4 as outputs
		;	RF7:RF6 as inputs

FIGURE 10-13: PORTF RF1/AN6/C2OUT, RF2/AN7/C1OUT PINS BLOCK DIAGRAM





11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x, ..., etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is								
	assigned to Timer0, will clear the								
	prescaler count, but will not change the								
	prescaler assignment.								

11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep, since the timer is shut-off during Sleep.

11.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		Value on POR, BOR Reset	
TMR0L	Timer0 Mod	dule Low Byt		xxxx	xxxx	uuuu	uuuu					
TMR0H	Timer0 Mod	dule High By	te Registe	r					0000	0000	0000	0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	0000	0000	0000
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111	1111	1111	1111
TRISA	—	PORTA Dat	a Directior	-111	1111	-111	1111					

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations, read as '0'. Shaded cells are not used by Timer0.

14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module trigger

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 Oscillator Enable bit (T1OSCEN), which can be a clock source for Timer3.

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

bit 7 **RD16:** 16-bit Read/Write Mode Enable bit

1 = Enables register read/write of Timer3 in one 16-bit operation

0 = Enables register read/write of Timer3 in two 8-bit operations

- bit 6, 3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits
 - 11 = Timer3 and Timer4 are the clock sources for CCP1 through CCP5
 - 10 = Timer3 and Timer4 are the clock sources for CCP3 through CCP5;
 - Timer1 and Timer2 are the clock sources for CCP1 and CCP2
 - 01 = Timer3 and Timer4 are the clock sources for CCP2 through CCP5; Timer1 and Timer2 are the clock sources for CCP1
 - 00 = Timer1 and Timer2 are the clock sources for CCP1 through CCP5

bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits

- 11 = 1:8 Prescale value
- 10 = 1:4 Prescale value
- 01 = 1:2 Prescale value
- 00 = 1:1 Prescale value

bit 2 **T3SYNC:** Timer3 External Clock Input Synchronization Control bit

(Not usable if the system clock comes from Timer1/Timer3.)

When TMR3CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR3CS = 0:

This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.

bit 1 TMR3CS: Timer3 Clock Source Select bit

 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)

- 0 = Internal clock (Fosc/4)
- bit 0 TMR3ON: Timer3 On bit
 - 1 = Enables Timer3
 - 0 = Stops Timer3

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.2 **Timer4 Interrupt**

The Timer4 module has an 8-bit period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset.

Sets Flag TMR4 Output⁽¹⁾ bit TMR4IF Prescaler Reset TMR4 Fosc/4 1:1, 1:4, 1:16 ΤĻ Postscaler 2 Comparator 1:1 to 1:16 ĚQ 4 T4CKPS1:T4CKPS0 PR4 Λ T4OUTPS3:T4OUTPS0

15.3

Timer2 output.

Output of TMR4

The output of TMR4 (before the postscaler) is used

only as a PWM time base for the CCP modules. It is not

used as a baud rate clock for the MSSP, as is the

FIGURE 15-1: TIMER4 BLOCK DIAGRAM

REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER TABLE 15-1:

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
IPR3	—	_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	00 0000
PIR3	—	_	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	—	_	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
TMR4	Timer4 Mo	dule Registe	r						0000 0000	0000 0000
T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0000	-000 0000
PR4	Timer4 Pe	riod Register							1111 1111	1111 1111

x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module. Legend:

NOTES:

	1			i									
BAUD	Fosc = 40 MHz			33 MHz			25 MHz			20 MHz			
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
9.6	NA	-	-	9.60	-0.07	214	9.59	-0.15	162	9.62	+0.16	129	
19.2	19.23	+0.16	129	19.28	+0.39	106	19.30	+0.47	80	19.23	+0.16	64	
76.8	75.76	-1.36	32	76.39	-0.54	26	78.13	+1.73	19	78.13	+1.73	15	
96	96.15	+0.16	25	98.21	+2.31	20	97.66	+1.73	15	96.15	+0.16	12	
300	312.50	+4.17	7	294.64	-1.79	6	312.50	+4.17	4	312.50	+4.17	3	
500	500	0	4	515.63	+3.13	3	520.83	+4.17	2	416.67	-16.67	2	
HIGH	2500	-	0	2062.50	-	0	1562.50	-	0	1250	-	0	
LOW	9.77	-	255	8,06	-	255	6.10	-	255	4.88	-	255	

TABLE 18-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BALID	Fosc = 16 MHz			10 MHz				7.15909 MI	lz	5.0688 MHz			
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
2.4	NA	-	-	NA	-	-	2.41	+0.23	185	2.40	0	131	
9.6	9.62	+0.16	103	9.62	+0.16	64	9.52	-0.83	46	9.60	0	32	
19.2	19.23	+0.16	51	18.94	-1.36	32	19.45	+1.32	22	18.64	-2.94	16	
76.8	76.92	+0.16	12	78.13	+1.73	7	74.57	-2.90	5	79.20	+3.13	3	
96	100	+4.17	9	89.29	-6.99	6	89.49	-6.78	4	105.60	+10.00	2	
300	333.33	+11.11	2	312.50	+4.17	1	447.44	+49.15	0	316.80	+5.60	0	
500	500	0	1	625	+25.00	0	447.44	-10.51	0	NA	-	-	
HIGH	1000	-	0	625	-	0	447.44	-	0	316.80	-	0	
LOW	3.91	-	255	2.44	-	255	1.75	-	255	1.24	-	255	

BAUD	Fosc = 4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	0.30	+0.16	207	0.29	-2.48	6
1.2	1.20	+0.16	207	1.20	+0.23	185	1.20	+0.16	51	1.02	-14.67	1
2.4	2.40	+0.16	103	2.41	+0.23	92	2.40	+0.16	25	2.05	-14.67	0
9.6	9.62	+0.16	25	9.73	+1.32	22	8.93	-6.99	6	NA	-	-
19.2	19.23	+0.16	12	18.64	-2.90	11	20.83	+8.51	2	NA	-	-
76.8	NA	-	-	74.57	-2.90	2	62.50	-18.62	0	NA	-	-
96	NA	-	-	111.86	+16.52	1	NA	-	-	NA	-	-
300	NA	-	-	223.72	-25.43	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	55.93	-	0	62.50	-	0	2.05	-	0
LOW	0.98	-	255	0.22	-	255	0.24	-	255	0.008	-	255

18.2 USART Asynchronous Mode

In this mode, the USARTs use standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either 16 or 64 times the bit shift rate, depending on bit BRGH (TXSTAx<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during Sleep.

Asynchronous mode is selected by clearing bit SYNC (TXSTAx<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

18.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available). Once the TXREGx register transfers the data to the TSR register (occurs in one Tcr), the TXREGx register is empty and flag bit, TXx1IF (PIR1<4> for USART1,

PIR3<4> for USART2), is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXxIE (PIE1<4> for USART1, PIE<4> for USART2). Flag bit TXxIF will be set, regardless of the state of enable bit TXxIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register. While flag bit TXIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. Status bit TRMT is a read-only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- Note 1: The TSR register is not mapped in data memory, so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- Initialize the SPBRGx register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 18.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXxIE in the appropriate PIE register.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREGx register (starts transmission).

Note: TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.



FIGURE 18-1: USART TRANSMIT BLOCK DIAGRAM

FIGURE 18-5: ASYNCHRONOUS RECEPTION



TABLE 18-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RC1IF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RC1IE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RC1IP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR3	—	—	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	—	—	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3	—	—	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
RCSTAx ⁽¹⁾	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 0000x	x000 0000x
RCREGx ⁽¹⁾	USART Rec	0000 0000	0000 0000							
TXSTAx ⁽¹⁾	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRGx ⁽¹⁾	Baud Rate C	Generator I	Register						0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Register names generically refer to both of the identically named registers for the two USART modules, where 'x' indicates the particular module. Bit names and Reset values are identical between modules.

NOTES:

20.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RF1 through RF6 pins. The on-chip voltage reference (Section 21.0 "Comparator Voltage Reference Module") can also be an input to the comparators. The CMCON register, shown as Register 20-1, controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 20-1.

REGISTER 20-1:	CMCON R	EGISTER						
	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
	bit 7							bit 0
bit 7	C2OUT : Co <u>When C2IN</u> 1 = C2 VIN- 0 = C2 VIN- <u>When C2IN</u> 1 = C2 VIN- 2 = C2 VIN-	$\frac{JV = 0}{JV = 0}$ + > C2 VIN- + < C2 VIN- $\frac{JV = 1}{JV = 1}$ + < C2 VIN-	Output bit					
bit 6	C1OUT : Co <u>When C1IN</u> 1 = C1 VIN- 0 = C1 VIN- <u>When C1IN</u> 1 = C1 VIN- 0 = C1 VIN-	$\frac{1}{2} = 0.2 \text{ Vin}$ $\frac{1}{2} = 0.2 \text{ Vin}$ $+ > C1 \text{ Vin}$ $+ < C1 \text{ Vin}$ $\frac{1}{2} = 1.2 \text{ Vin}$ $+ < C1 \text{ Vin}$ $+ > C1 \text{ Vin}$	Output bit					
bit 5	C2INV : Cor 1 = C2 out 0 = C2 out	mparator 2 C out inverted out not inver	Jutput Inver	sion bit				
bit 4	C1INV : Cor 1 = C1 out 0 = C1 out	mparator 1 C out inverted out not inver)utput Inver ted	sion bit				
bit 3	CIS: Comp. <u>When CM2</u> 1 = C1 VIN C2 VIN 0 = C1 VIN C2 VIN	arator Input <u>CM0 = 110</u> - connects to - connect	Switch bit <u>·</u> o RF5/AN1(o RF3/AN8 o RF6/AN1 ² o RF6/AN19	D 1				
bit 2-0	CM2:CM0 : Figure 20-1	Comparator	r Mode bits Comparator	r modes and	the CM2:C	M0 bit settin	as.	
	Legend:	blo hit	10/ 10	/ritabla bit			bit road as	'O'

R = Readable bit	= Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0000
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

вте	3	Bit Toggle f			BO	v	Branch if	Branch if Overflow			
Syn	tax:	[label] E	BTG f,b[,a]		Syn	tax:	[<i>label</i>] B	[<i>label</i>] BOV n			
Ope	rands:	$0 \le f \le 25$	5		Ope	Operands: $-128 \le n \le 127$					
		0 ≤ b < 7 a ∈ [0,1]			Ope	eration:	if Overflow (PC) + 2 +	if Overflow bit is '1' (PC) + 2 + 2n \rightarrow PC			
Ope	ration:	$(\overline{f} < b >) \rightarrow 0$	f 		Stat	Status Affected: None					
Stat	us Affected:	None			Enc	odina:	1110	0100 nn	nn nnnn		
Enc	oding:	0111	bbba f	fff ffff	Des	cription.	If the Over	flow bit is '1	' then the		
Description:		Bit 'b' in d inverted. I will be sel value. If 'a selected a (default).	lata memory of 'a' is '0', the lected, overria a' = 1, then the as per the BS	location 'f' is e Access Bank ding the BSR ne bank will be SR value	()		program w The 2's co added to t have incre instruction PC+2+2n. a two-cycl	vill branch. mplement n he PC. Since mented to for , the new acc This instru- e instruction	umber '2n' is the PC will etch the next dress will be ction is then		
Wor	ds:	1			W/o	de	1		•		
Сус	les:	1			000	us.	1				
QC	Cycle Activity:				Cyc	les:	1(2)	1(2)			
	Q1	Q2	Q3	Q4	Q (Cycle Activity					
	Decode	Read register 'f'	Process Data	Write register 'f'	II J	ump. Q1	Q2	Q3	Q4		
Exa	mple:	BTG	PORTC, 4,	0		Decode	Read literal 'n'	Process Data	Write to PC		
	Refore Instru	iction:				No	No	No	No		
	PORTC	= 0111	0101 [0x75]		16 N	operation	operation	operation	operation		
After Instruction:							00	00	01		
	PORTC	= 0110	0101 [0x65]			Q1	Q2 Read literal	Q3	Q4		
						Decode	'n'	Data	operation		
					<u>Exa</u>	mple:	HERE	BOV Jump)		
						Before Instruction					

PC

After Instruction

If Overflow = PC = If Overflow = PC =

=

1;

address (HERE)

address (Jump) 0; address (HERE+2)

© 2003-2013 Microchip	Technology	Inc.
-----------------------	------------	------

	Comple	Complement f							
(:	[label]	COMF	f [,d [,a]						
nds:	0 ≤ f ≤ 29 d ∈ [0,1] a ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
tion:	$(\overline{f}) \rightarrow 0$	dest							
Affected:	N, Z								
ing:	0001	11da	ffff	ffff					
ption:	The cont plemente stored in stored ba If 'a' is 'C selected If 'a' = 1, selected (default)	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default)							
:	1	1							
:	1	1							
cle Activity:									
Q1	Q2	Q	3	Q4					
Decode	Read register 'f'	Proce Data	ess V a des	Vrite to stination					
Example:		REG,	0, 0						
efore Instru REG iter Instruct REG W	iction = 0x13 ion = 0x13 = 0xEC								
	tion: Affected: ing: ption: ption: : : cle Activity: Q1 Decode ple: efore Instruct REG ter Instruct REG W	Complete:: $[label]$ inds: $0 \le f \le 2t$ $d \in [0,1]$ $a \in [0,1]$ $a \in [0,1]$ tion: $(f) \rightarrow 0$ Affected:N, Zing: 0001 ption:The content of the plementestored in stored ballStored ballif 'a' is '0selectedIf 'a' is '1selectedIf 'a' is '1is:1::1::1::1cle Activity:Q2DecodeRead register 'f'othercompleteefore Instruction REG = 0x13REG = 0x13 W = 0xEC	Complement f::[label] COMFinds: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ tion:(f) \rightarrow destAffected:N, Zing: 0001 11daption:The contents of re plemented. If 'd' is stored back in reg If 'a' is '0', the Acd selected, overridin If 'a' = 1, then the selected as per th (default).:1::1 <td>Complement fImage:[label]COMFf [,d [,a]Inds:$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$fffItion:(f) \rightarrow destAffected:N, Zing:$0001$11daption:The contents of register 'f' plemented. If 'd' is '0', the stored back in register 'f' plemented. If 'd' is '1', the stored back in register 'f' (d If 'a' is '0', the Access Ban selected, overriding the BS If 'a' = 1, then the bank will selected as per the BSR value (default).:1::1</td>	Complement fImage:[label]COMFf [,d [,a]Inds: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ fffItion:(f) \rightarrow destAffected:N, Zing: 0001 11daption:The contents of register 'f' plemented. If 'd' is '0', the stored back in register 'f' plemented. If 'd' is '1', the stored back in register 'f' (d If 'a' is '0', the Access Ban selected, overriding the BS If 'a' = 1, then the bank will selected as per the BSR value (default).:1::1					

CPF	SEQ	Compare	Compare f with W, skip if f = W								
Synt	ax:	[label]	[label] CPFSEQ f[,a]								
Ope	rands:	0 ≤ f ≤ 25 a ∈ [0,1]	5								
Ope	ration:	(f) – (W), skip if (f) (unsigned	= (W) I comparison))							
Statu	us Affected:	None	None								
Enco	oding:	0110	001a ff:	ff ffff							
Desc	cription:	Compare memory I of W by p subtraction if 'f' = W, instruction is execute two-cycle Access B overriding then the b per the B	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as								
Word	ds:	1	1								
Cycl	es:	1(2) Note: 3 by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.								
QU		02	03	04							
	Decode	Read	Process	No							
		register 'f'	Data	operation							
lf sk	kip:	_	_	_							
1	Q1	Q2	Q3	Q4							
	N0 operation	N0 operation	No	N0 operation							
lfsk	in and follow	red by 2-wo	rd instruction.	operation							
	Q1	Q2	Q3	Q4							
	No	No	No	No							
	operation	operation	operation	operation							
	No operation	No operation	No	No operation							
Example:		HERE NEQUAL EQUAL	CPFSEQ REG : :	3, 0							
	Before Instru PC Addre W REG	iction ess = HI = ? = ?	ERE								
	After Instruct	ion									
	If REG PC If REG PC	= W = Aa ≠ W = Aa	<pre>= W; = Address (EQUAL) ≠ W; = Address (NEQUAL)</pre>								





FIGURE 27-24: MAXIMUM IDD vs. Fosc OVER VDD (HS/PLL MODE) EXTENDED (PIC18F8520 DEVICES ONLY)

