

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2.15V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26j53t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then clear the SCS bits and execute SLEEP. When the clock source is switched to the INTOSC block, the primary oscillator is shutdown and the OSTS bit is cleared.

When a wake event occurs, the peripherals continue to be clocked from the internal oscillator block. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTRC. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the FSCM is enabled.

4.5 Exiting Idle and Sleep Modes

An exit from Sleep mode, or any of the Idle modes, is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes sections (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

4.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode, to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval, TCSD, following the wake event, is required when leaving Sleep mode. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

4.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is, when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 28.2 "Watchdog Timer (WDT)").

The WDT and postscaler are cleared by one of the following events:

- Executing a SLEEP or CLRWDT instruction
- The loss of a currently selected clock source (if the FSCM is enabled)

4.5.3 EXIT BY RESET

Exiting an Idle or Sleep mode by Reset automatically forces the device to run from the INTRC.

4.6.2 I/O PINS DURING DEEP SLEEP

During Deep Sleep, the general purpose I/O pins will retain their previous states.

Pins that are configured as inputs (TRIS bit set) prior to entry into Deep Sleep will remain high-impedance during Deep Sleep.

Pins that are configured as outputs (TRIS bit clear) prior to entry into Deep Sleep will remain as output pins during Deep Sleep. While in this mode, they will drive the output level determined by their corresponding LAT bit at the time of entry into Deep Sleep.

When the device wakes back up, the I/O pin behavior depends on the type of wake up source.

If the device wakes back up by an RTCC alarm, INT0 interrupt, DSWDT or ULPWU event, all I/O pins will continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep will remain high-impedance, and pins configured as outputs will continue to drive their previous value.

After waking up, the TRIS and LAT registers will be reset, but the I/O pins will still maintain their previous states. If firmware modifies the TRIS and LAT values for the I/O pins, they will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCONL<0>), the I/O pins will be "released". This causes the I/O pins to take the states configured by their respective TRIS and LAT bit values.

If the Deep Sleep BOR (DSBOR) circuit is enabled, and VDD drops below the DSBOR and VDD rail POR thresholds, the I/O pins will be immediately released similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents. See **Section 4.6.5** "**Deep Sleep Brown-Out Reset (DSBOR)**" for additional details regarding this scenario

If a MCLR Reset event occurs during Deep Sleep, the I/O pins will also be released automatically, but in this case, the DSGPR0 and DSGPR1 contents will remain valid.

In all other Deep Sleep wake-up cases, application firmware needs to clear the RELEASE bit in order to reconfigure the I/O pins.

4.6.3 DEEP SLEEP WAKE-UP SOURCES

The device can be awakened from Deep Sleep mode by a MCLR, POR, RTCC, INTO I/O pin interrupt, DSWDT or ULPWU event. After waking, the device performs a POR. When the device is released from Reset, code execution will begin at the device's Reset vector.

The software can determine if the wake-up was caused from an exit from Deep Sleep mode by reading the DS bit (WDTCON<3>). If this bit is set, the POR was caused by a Deep Sleep exit. The DS bit must be manually cleared by the software.

The software can determine the wake event source by reading the DSWAKEH and DSWAKEL registers. When the application firmware is done using the DSWAKEH and DSWAKEL status registers, individual bits do not need to be manually cleared before entering Deep Sleep again. When entering Deep Sleep mode, these registers are automatically cleared.

4.6.3.1 Wake-up Event Considerations

Deep Sleep wake-up events are only monitored while the processor is fully in Deep Sleep mode. If a wake-up event occurs before Deep Sleep mode is entered, the event status will not be reflected in the DSWAKE registers. If the wake-up source asserts prior to entering Deep Sleep, the CPU will either go to the interrupt vector (if the wake source has an interrupt bit and the interrupt is fully enabled) or will abort the Deep Sleep entry sequence by executing past the SLEEP instruction if the interrupt was not enabled. In this case, a wake-up event handler should be placed after the SLEEP instruction to process the event and re-attempt entry into Deep Sleep if desired.

When the device is in Deep Sleep with more than one wake-up source simultaneously enabled, only the first wake-up source to assert will be detected and logged in the DSWAKEH/DSWAKEL status registers.

4.6.4 DEEP SLEEP WATCHDOG TIMER (DSWDT)

Deep Sleep has its own dedicated WDT (DSWDT) with a postscaler for time-outs of 2.1 ms to 25.7 days, configurable through the bits, DSWDTPS<3:0>.

The DSWDT can be clocked from either the INTRC or the T1OSC/T1CKI input. If the T1OSC/T1CKI source will be used with a crystal, the T1OSCEN bit in the T1CON register needs to be set prior to entering Deep Sleep. The reference clock source is configured through the DSWDTOSC bit.

DSWDT is enabled through the DSWDTEN bit. Entering Deep Sleep mode automatically clears the DSWDT. See **Section 28.0 "Special Features of the CPU**" for more information.

PIC18F47J53

TABLE 3-2.	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)						
Register	Applicabl	Applicable Devices Power-on Reset, Brown-out Reset, Wake From Deep Sleep		MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt		
TMR3H	PIC18F2XJ53	PIC18F4XJ53	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TMR3L	PIC18F2XJ53	PIC18F4XJ53	xxxx xxxx	uuuu uuuu	uuuu uuuu		
T3CON	PIC18F2XJ53	PIC18F4XJ53	0000 0000	սսսս սսսս	uuuu uuuu		
TMR4	PIC18F2XJ53	PIC18F4XJ53	0000 0000	սսսս սսսս	uuuu uuuu		
PR4	PIC18F2XJ53	PIC18F4XJ53	1111 1111	1111 1111	uuuu uuuu		
T4CON	PIC18F2XJ53	PIC18F4XJ53	-000 0000	-000 0000	-uuu uuuu		
SSP2BUF	PIC18F2XJ53	PIC18F4XJ53	xxxx xxxx	uuuu uuuu	uuuu uuuu		
SSP2ADD	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
SSP2MSK	PIC18F2XJ53	PIC18F4XJ53		0000 0000	uuuu uuuu		
SSP2STAT	PIC18F2XJ53	PIC18F4XJ53	1111 1111	1111 1111	uuuu uuuu		
SSP2CON1	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
SSP2CON2	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
CMSTAT	PIC18F2XJ53	PIC18F4XJ53	11	11	uu		
PMADDRH ⁽⁵⁾	PIC18F2XJ53	PIC18F4XJ53	-000 0000	-000 0000	-uuu uuuu		
PMDOUT1H ⁽⁵⁾	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
PMADDRL	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
PMDOUT1L	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
PMDIN1H	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
PMDIN1L	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
TXADDRL	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
TXADDRH	PIC18F2XJ53	PIC18F4XJ53	0000	0000	uuuu		
RXADDRL	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
RXADDRH	PIC18F2XJ53	PIC18F4XJ53	0000	0000	uuuu		
DMABCL	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu		
DMABCH	PIC18F2XJ53	PIC18F4XJ53	00	00	uu		
UCON	PIC18F2XJ53	PIC18F4XJ53	-0x0 000-	-0x0 000-	-uuu uuu-		
USTAT	PIC18F2XJ53	PIC18F4XJ53	-xxx xxx-	-xxx xxx-	-uuu uuu-		
UEIR	PIC18F2XJ53	PIC18F4XJ53	00 0000	00 0000	uu uuuu		
UIR	PIC18F2XJ53	PIC18F4XJ53	-000 0000	-000 0000	-uuu uuuu		
UFRMH	PIC18F2XJ53	PIC18F4XJ53	xxx	xxx	uuu		
UFRML	PIC18F2XJ53	PIC18F4XJ53	XXXX XXXX	XXXXX XXXX	uuuu uuuu		
PMCONH	PIC18F2XJ53	PIC18F4XJ53	0-00 0000	0-00 0000	u-uu uuuu		

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 4: See Table 5-1 for Reset value for specific condition.
- 5: Not implemented for PIC18F2XJ53 devices.
- 6: Not implemented for "LF" devices.

6.2 PIC18 Instruction Cycle

6.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by '4' to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the PC is incremented on every Q1; the instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. Figure 6-4 illustrates the clocks and instruction execution flow.

6.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 6-3).

A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the IR in cycle, Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



EXAMPLE 6-3: INSTRUCTION PIPELINE FLOW

		Toy 1	Toy2	Toy/2	Toy/	ToyE		
	ICYU	ICYT	ICYZ	1013	1614	1015		
1. MOVLW 55h	Fetch 1	Execute 1		_				
2. MOVWF PORTB		Fetch 2	Execute 2		_			
3. BRA SUB_1			Fetch 3	Execute 3		_		
4. BSF PORTA, BIT3	(Forced NOP)			Fetch 4	Flush (NOP)			
5. Instruction @ add	ress SUB_1				Fetch SUB_1	Execute SUB_1		
Note: All instructions are single-cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then exe-								

fetch instru cuted.

6.3 Data Memory Organization

Note:	The operation of some aspects of data
	memory are changed when the PIC18
	extended instruction set is enabled. See
	Section 6.6 "Data Memory and the
	Extended Instruction Set" for more
	information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. The PIC18F47J53 family implements all available banks and provides 3.8 Kbytes of data memory available to the user. Figure 6-6 provides the data memory organization for the devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section.

To ensure that commonly used registers (select SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to select SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 6.3.3 "Access Bank"** provides a detailed description of the Access RAM.

6.3.1 USB RAM

All 3.8 Kbytes of the GPRs implemented on the PIC18F47J53 family devices can be accessed simultaneously by both the microcontroller core and the Serial Interface Engine (SIE) of the USB module. The SIE uses a dedicated USB DMA engine to store any incoming data packets (OUT/SETUP) directly into the main system data memory.

For IN data packets, the SIE can directly read the contents of general purpose SRAM and uses it to create USB data packets that are sent to the host.

Note:	IN and OUT are always from the USB						
	host's perspective.						

SRAM Bank 13 (D00h-DFFh) is unique. In addition to being accessible by both the microcontroller core and the USB module, the SIE uses a portion of Bank 13 as Special Function Registers (SFRs). These SFRs compose the Buffer Descriptor Table (BDT).

When the USB module is enabled, the BDT registers are used to control the behavior of the USB DMA operation for each of the enabled endpoints. The exact number of SRAM locations that are used for the BDT depends on how many endpoints are enabled and what USB Ping-Pong mode is used. For more details, see **Section 23.3 "USB RAM"**.

When the USB module is disabled, these SRAM locations behave like any other GPR location. When the USB module is disabled, these locations may be used for any general purpose. Choosing the configuration requires the review of all PPSs and their pin assignments, especially those that will not be used in the application. In all cases, unused pin selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pinselectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that the PPS functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a PPS.

Example 10-7 provides a configuration for bidirectional communication with flow control using EUSART2. The following input and output functions are used:

- Input Function RX2
- Output Function TX2

EXAMPLE 10-7: CONFIGURING EUSART2 INPUT AND OUTPUT FUNCTIONS

;********	
; Unlock Registers	
;********	
MOVLB 0x0E ; PPS registers in BANK 1	4
BCF INTCON, GIE ; Disable interrupts	
MOVLW 0x55	
MOVWE EECON2. 0	
MOVLW 0xAA	
MOVWE EECON2. 0	
; Turn off PPS Write Protect	
BCF PPSCON, IOLOCK, BANKED	
; * * * * * * * * * * * * * * * * * * *	
; Configure Input Functions	
; (See Table 10-13)	
; * * * * * * * * * * * * * * * * * * *	
; * * * * * * * * * * * * * * * * * * *	
; Assign RX2 To Pin RPO	
; * * * * * * * * * * * * * * * * * * *	
MOVLW 0x00	
MOVWF RPINR16, BANKED	
; * * * * * * * * * * * * * * * * * * *	
; Configure Output Functions	
; (See Table 10-14)	
; * * * * * * * * * * * * * * * * * * *	
; * * * * * * * * * * * * * * * * * * *	
; Assign TX2 To Pin RP1	
; * * * * * * * * * * * * * * * * * * *	
MOVLW 0x06	
MOVWF RPOR1, BANKED	
;***********	
; Lock Registers	
;**************************************	
BCF INTCON, GIE	
MOVLW 0x55	
MOVWF EECON2, 0	
MOVLW UXAA	
MOVWF EECON2, 0	
. Write Drotest DDC	
, Write Protect PPS	
BSF PPSCON, IOLOCK, BANKED	

Note: If the Configuration bit, IOL1WAY = 1, once the IOLOCK bit is set, it cannot be cleared, preventing any future RP register changes. The IOLOCK bit is cleared back to '0' on any device Reset.

REGISTER 10-33: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9 (BANKED EC9h)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 7							bit 0

Legend:	R/\overline{W} = Readable bit, Writable bit if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-14 for peripheral function numbers)

REGISTER 10-34: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10 (BANKED ECAh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:	R/\overline{W} = Readable bit, Writable bit if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 10-14 for peripheral function numbers)

REGISTER 10-35: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11 (BANKED ECBh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 7							bit 0

Legend:	R/\overline{W} = Readable bit, Writable bit if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 10-14 for peripheral function numbers)

FIGURE 11-18: WRITE TIMING, 8-BIT DATA, PARTIALLY MULTIPLEXED ADDRESS, ENABLE STROBE

Q1 Q2	Q3 Q4 Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
PMCS1			Ţ
PMD<7:0>	Address<7:0>	Data	<u>}</u>
PMRD/PMWR			
PMENB		```	
PMALL		1 1 1 1	
PMPIF			J
BUSY			

FIGURE 11-19: READ TIMING, 8-BIT DATA, FULLY MULTIPLEXED 16-BIT ADDRESS

Q1 Q2	2 Q3 Q4 Q1 Q2 Q3 0	4 Q1 Q2 Q3	Q4 Q1 Q2	Q3 Q4	Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
				· · ·	
PMCS1				;	
PMD<7:0>	Address<7:0>	Address<13:8	3>)	Data	
PMWR				· · ·	-
PMRD					
PMALL					- - -
PMALH				· ·	
PMPIF					
BUSY				· ·	1
					•

FIGURE 11-20: W

WRITE TIMING, 8-BIT DATA, FULLY MULTIPLEXED 16-BIT ADDRESS

			3 4 4 4 4	03 04 01 02	4
					i I
PMCS1				<u> </u>	ı +
PMD<7:0>	Address<7:0	> Address<	13:8> 🔪 Da	ta	I
PMWR				(:	i i
PMRD					
PMALL	· / · · · ·			1 I 1 I	I I
PMALH					I
PMPIF					
BUSY					
	i i i	1 1	1 1 1	1 1	1

13.7 Resetting Timer1 Using the ECCP Special Event Trigger

If ECCP1 or ECCP2 is configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 19.3.4** "**Special Event Trigger**" for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note:	The	Special	Event	Trigger	from	the
	ECC	Px modu	le will r	ot set th	e TMF	R1IF
	interr	upt flag b	it (PIR1	<0>).		

13.8 Timer1 Gate

The Timer1 can be configured to count freely or the count can be enabled and disabled using the Timer1 gate circuitry. This is also referred to as Timer1 gate count enable.

The Timer1 gate can also be driven by multiple selectable sources.

13.8.1 TIMER1 GATE COUNT ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 13-4 for timing details.

TABLE 13-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

FIGURE 13-4: TIMER1 GATE COUNT ENABLE MODE

When ALRMCFG = 00 and the CHIME bit = 0 (ALRMCFG<6>), the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading the ALRMRPT register with FFh.

After each alarm is issued, the ALRMRPT register is decremented by one. Once the register has reached '00', the alarm will be issued one last time.

After the alarm is issued a last time, the ALRMEN bit is cleared automatically and the alarm turned off. Indefinite repetition of the alarm can occur if the CHIME bit = 1.

When CHIME = 1, the alarm is not disabled when the ALRMRPT register reaches '00', but it rolls over to FF and continues counting indefinitely.

17.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. Additionally, an alarm pulse output is provided that operates at half the frequency of the alarm.

The alarm pulse output is completely synchronous with the RTCC clock and can be used as a trigger clock to other peripherals. This output is available on the RTCC pin. The output pulse is a clock with a 50% duty cycle and a frequency half that of the alarm event (see Figure 17-6).

The RTCC pin can also output the seconds clock. The user can select between the alarm pulse, generated by the RTCC module, or the seconds clock output.

The RTSECSEL (PADCFG1<2:1>) bits select between these two outputs:

- Alarm pulse RTSECSEL<2:1> = 00
- Seconds clock RTSECSEL<2:1> = 01



FIGURE 17-6: TIMER PULSE GENERATION

17.4 Low-Power Modes

The timer and alarm can optionally continue to operate while in Sleep, Idle and even Deep Sleep mode. An alarm event can be used to wake-up the microcontroller from any of these Low-Power modes.

17.5 Reset

17.5.1 DEVICE RESET

When a device Reset occurs, the ALCFGRPT register is forced to its Reset state, causing the alarm to be disabled (if enabled prior to the Reset). If the RTCC was enabled, it will continue to operate when a basic device Reset occurs.

17.5.2 POWER-ON RESET (POR)

The RTCCFG and ALRMRPT registers are reset only on a POR. Once the device exits the POR state, the clock registers should be reloaded with the desired values.

The timer prescaler values can be reset only by writing to the SECONDS register. No device Reset can affect the prescalers.

REGISTER 18-3: CCPTMRS2: CCP4-10 TIMER SELECT 2 REGISTER (BANKED F50h)

U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
—	—	_	C10TSEL0		C9TSEL0	C8TSEL1	C8TSEL0
bit 7							bit 0

Legend:				
R = Readable	bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at P	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Ommplemented. Read as 0
bit 4	C10TSEL0: CCP10 Timer Selection bit
	0 = CCP10 is based off of TMR1/TMR2
	1 = Reserved; do not use
bit 3	Unimplemented: Read as '0'
bit 2	C9TSEL0: CCP9 Timer Selection bit
	0 = CCP9 is based off of TMR1/TMR2
	1 = CCP9 is based off of TMR1/TMR4
bit 1-0	C8TSEL<1:0>: CCP8 Timer Selection bits
	00 = CCP8 is based off of TMR1/TMR2
	01 = CCP8 is based off of TMR1/TMR4
	10 = CCP8 is based off of TMR1/TMR6
	11 = Reserved; do not use

18.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR4L register and to the CCP4CON<5:4> bits. Up to 10-bit resolution is available. The CCPR4L contains the eight MSbs and the CCP4CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR4L:CCP4CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 18-2:

PWM Duty Cycle = (CCPR4L:CCP4CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR4L and CCP4CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR4H until after a match between PR2 and TMR2 occurs (that is, the period is complete). In PWM mode, CCPR4H is a read-only register.

The CCPR4H register and a two-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR4H and two-bit latch match TMR2, concatenated with an internal two-bit Q clock or two bits of the TMR2 prescaler, the CCP4 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 18-3:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP4 pin will not be cleared.

TABLE 18-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	14	12	10	8	7	6.58

18.4.3 SETUP FOR PWM OPERATION

To configure the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR4L register and CCP4CON<5:4> bits.
- 3. Make the CCP4 pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCP4 module for PWM operation.

When a shutdown event occurs, two things happen:

- The ECCPxASE bit is set to '1'. The ECCPxASE will remain set until cleared in firmware or an auto-restart occurs. (See Section 19.4.5 "Auto-Restart Mode".)
- The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs (PxA/PxC) and

(PxB/PxD). The state of each pin pair is determined by the PSSxAC and PSSxBD bits (ECCPxAS<3:0>).

Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

REGISTER 19-4: ECCPxAS: ECCP1/2/3 AUTO-SHUTDOWN CONTROL REGISTER (1, ACCESS FBEh; 2, FB8h; 3, BANKED F19h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPxASE	ECCPxAS2	ECCPxAS1	ECCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ECCPxASE: ECCP Auto-Shutdown Event Status bit
	1 = A shutdown event has occurred; ECCP outputs are in a shutdown state
	0 = ECCP outputs are operating
bit 6-4	ECCPxAS<2:0>: ECCP Auto-Shutdown Source Select bits
	 000 = Auto-shutdown is disabled 001 = Comparator, C1OUT, output is high 010 = Comparator, C2OUT, output is high 011 = Either comparator, C1OUT or C2OUT, is high 100 = VIL on FLT0 pin 101 = VIL on FLT0 pin or comparator, C1OUT, output is high 110 = VIL on FLT0 pin or comparator, C2OUT, output is high 111 = VIL on FLT0 pin or comparator, C2OUT, output is high
hit 3-2	BSSXAC-1:0 - PVA and PVC Pine Shutdown State Control bits
bit 0-2	00 = Drive pins, PxA and PxC, to '0' 01 = Drive pins, PxA and PxC, to '1' 1x = PxA and PxC pins tri-state
bit 1-0	PSSxBD<1:0>: PxB and PxD Pins Shutdown State Control bits
	00 = Drive pins, PxB and PxD, to '0' 01 = Drive pins, PxB and PxD, to '1' 1x = PxB and PxD pins tri-state
Note 1:	The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.
2:	Writing to the ECCPxASE bit is disabled while an auto-shutdown condition persists.
•	

3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.

20.5 I²C Mode

The MSSP module in I^2C mode fully implements all master and slave functions (including general call support), and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications and 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial Clock (SCLx) RB4/CCP4/PMA1/KBI0/SCK1/SCL1/RP7 or RD0/PMD0/SCL2
- Serial Data (SDAx) RB5/CCP5/PMA0/KBI1/SDI1/SDA1/RP8 or RD1/PMD1/SDA2

The user must configure these pins as inputs by setting the associated TRIS bits. These pins are up to 5.5V tolerant, allowing direct use in I²C buses operating at voltages higher than VDD.

FIGURE 20-7: MSSPx BLOCK DIAGRAM (I²C MODE)



20.5.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Control Register 2 (SSPxCON2)
- MSSPx Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSPx Shift Register (SSPxSR) Not directly accessible
- MSSPx Address Register (SSPxADD)
- MSSPx 7-Bit Address Mask Register (SSPxMSK)

SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in I^2 C mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

SSPxADD contains the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator (BRG) reload value.

SSPxMSK holds the slave address mask value when the module is configured for 7-Bit Address Masking mode. While it is a separate register, it shares the same SFR address as SSPxADD; it is only accessible when the SSPM<3:0> bits are specifically set to permit access. Additional details are provided in Section 20.5.3.4 "7-Bit Address Masking Mode".

In receive operations, SSPxSR and SSPxBUF together, create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

21.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>) or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Q2 Q3	a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a1a2a3a4a
RC7/CCP10/PMA4/RX1/ DT1/SD01/RP18	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7
RC6/CCP9/PMA5/TX1/ CK1/RP17 (TXCKP = 0)	
RC6/CCP9/PMA5/TX1/ CK1/RP17 (TXCKP = 1)	
Write to SREN bit	
SREN bit CREN bit '0'	
RC1IF bit (Interrupt)	
Read RCREG1 ——	
Note: Timing diagram (RPn1/TX2/CK2	demonstrates Sync Master mode with bit, SREN = 1, and bit, BRGH = 0. This example is equally applicable to EUSART2 2 and RPn2/RX2/DT2).

FIGURE 21-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

26.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL<3:0> bits (HLVDCON<3:0>).

Additionally, the HLVD module allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, HLVDL<3:0>, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the HLVD interrupt to occur at any voltage in the valid operating range.





29.0 INSTRUCTION SET SUMMARY

The PIC18F47J53 family of devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

29.1 Standard Instruction Set

The standard PIC18 MCU instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 29-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 29-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator, 'f', specifies which file register is to be used by the instruction. The destination designator, 'd', specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator, 'b', selects the number of the bit affected by the operation, while the file register designator, 'f', represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 29-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 29-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 29.1.1 "Standard Instruction Set" provides a description of each instruction.

PIC18F47J53

MOVSS	Move Indexed to Indexed						
Syntax:	MOVSS	[z _s], [z _d]					
Operands:	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq z_d \leq 127 \end{array}$						
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z _d)			
Status Affected:	None						
Encoding: 1st word (source) 2nd word (dest.)	1110 1011 1zzz zzzz _s 1111 xxxx xzzz zzzzd						
Description	The contents of the source register a moved to the destination register. Th addresses of the source and destinat registers are determined by adding t 7-bit literal offsets, 'z _s ' or 'z _d ', respectively, to the value of FSR2. B registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use th PCL, TOSU, TOSH or TOSL as the						
	If the resultant source address points an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points t an Indirect Addressing register, the instruction will execute as a NOP.						
Words:	2						
Cycles:	2						
Q Cycle Activity:							

Q1	Q2 Q3		Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Decode Determine		Write
	dest addr	dest addr	to dest reg

Example:	MOVSS	[05h],	[06h]

Before Instruction		
FSR2	=	80h
Contents of 85h Contents	=	33h
of 86h	=	11h
After Instruction		
FSR2	=	80h
Contents		
of 85h	=	33h
of 86h	=	33h

PUSI	HL	Store Liter	al at FSR	2, Decre	ement FSR2		
Synta	ax:	PUSHL k					
Oper	ands:	$0 \le k \le 255$					
Oper	ation:	$k \rightarrow (FSR2 - 1 - FSR2 - 1 - 1)$), → FSR2				
Statu	s Affected:	None					
Enco	ding:	1111	1010	kkkk	kkkk		
Desc	ription:	memory address specified by FSR2. FSR2 is decremented by 1 after the operation.					
		This instruction values onto	ction allow o a softwa	/s users re stack	to push		
Word	s:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	C	23	Q4		
	Decode	Read 'k'	Proc da	ess ta	Write to destination		
Exam	nple:	PUSHL ()8h				

Before Instruction FSR2H:FSR2L Memory (01ECh)	= =	01ECh 00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h

31.2 DC Characteristics: Power-Down and Supply Current PIC18F47J53 Family (Industrial) (Continued)

PIC18LF47J53 Family		Standa Operat	ard Ope ing tem	erating (perature	Condition	s (unless otherwise °C ≤ TA ≤ +85°C for i	e stated) industrial			
PIC18F47J53 Family		Standa Operat	ard Ope ing tem	perating (Condition -40	is (unless otherwise $^{\circ}C \leq TA \leq +85^{\circ}C$ for i	e stated) industrial			
Param. No.	Device	Тур.	Max.	Units	Conditions					
	Supply Current (IDD) ⁽²⁾									
	PIC18LFXXJ53	0.41	0.98	mA	-40°C					
		0.44	0.98	mA	+25°C	VDD = 2.0V, VDDCORE = 2.0V				
		0.48	1.12	mA	+85°C					
	PIC18LFXXJ53	0.48	1.14	mA	-40°C					
		0.51	1.14	mA	+25°C	VDD = 2.5V, VDDCORE = 2.5V				
		0.55	1.25	mA	+85°C		FOSC = 4 MHz,			
	PIC18FXXJ53	0.45	1.21	mA	-40°C		Internal RC Oscillator			
		0.48	1.21	mA	+25°C	VDD = 2.15V, VDDCORE = $10 \mu F$				
		0.52	1.30	mA	+85°C	•				
	PIC18FXXJ53	0.52	1.20	mA	-40°C	Vpp = 3 3V				
		0.54	1.20	mA	+25°C	VDD = $3.3V$, VDDCORE = $10 \mu F$				
		0.58	1.35	mA	+85°C	·				
	PIC18LFXXJ53	0.53	1.4	mA	-40°C	$V_{DD} = 2.0V$				
		0.56	1.5	mA	+25°C	VDD = 2.0V, VDDCORE = 2.0V				
		0.60	1.6	mA	+85°C					
	PIC18LFXXJ53	0.63	2.0	mA	-40°C	VDD = 2.5V				
		0.67	2.0	mA	+25°C	VDDCORE = 2.5V				
		0.72	2.2	mA	+85°C		RC IDLE mode			
	PIC18FXXJ53	0.58	1.8	mA	-40°C	Vpp = 2 15V	Internal RC Oscillator			
		0.62	1.8	mA	+25°C	VDDCORE = 10 μ F				
		0.66	2.0	mA	+85°C					
	PIC18FXXJ53	0.69	2.2	mA	-40°C	Vpp = 3.3V				
		0.70	2.2	mA	+25°C	VDDCORE = 10 μ F				
		0.74	2.3	mA	+85°C					

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. All features that add delta current are disabled (USB module, WDT, etc.). The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD/Vss; MCLR = VDD; WDT disabled unless otherwise specified.

3: Low-power Timer1 with standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: This is the module differential current when the USB module is enabled and clocked at 48 MHz, but with no USB cable attached. When the USB cable is attached or data is being transmitted, the current consumption may be much higher (see Section 23.6.4 "USB Transceiver Current Consumption"). During USB Suspend mode (USBEN = 1, SUSPND = 1, bus in Idle state), the USB module current will be dominated by the D+ or D- pull-up resistor. The integrated pull-up resistors use "resistor switching" according to the resistor_ecn supplement to the USB 2.0 Specifications, and therefore, may be as low as 900Ω during Idle conditions.

© 2009-2016 Microchip Technology Inc.

Param. No.	Symbol		Characteristic		Min.	Max.	Units	Conditions
40	T⊤0H	T0CKI High P	ulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10		ns	
41	T⊤0L	T0CKI Low Pi	ulse Width	No prescaler	0.5 Tcy + 20		ns	
				With prescaler	10		ns	
42	T⊤0P	T0CKI Period		No prescaler	Tcy + 10		ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T1H T1CKI/T3CKI High Time	Synchronous, no prescaler		0.5 Tcy + 20		ns	
			Synchronous, with prescaler		10		ns	
			Asynchronous	Asynchronous			ns	
46	T⊤1L	T1L T1CKI/T3CKI Low Time	Synchronous, no prescaler		0.5 Tcy + 5		ns	
			Synchronous, with prescaler		10		ns	
			Asynchronous		30		ns	
47	T⊤1P	T1CKI/T3CKI Input Period	Synchronous Asynchronous		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
					83		ns	
	F⊤1	T1CKI Input F	requency Range	requency Range ⁽¹⁾		12	MHz	
48	TCKE2TMRI	Delay from Ex Timer Increme	kternal T1CKI Clo ent	ock Edge to	2 Tosc	7 Tosc	_	

Note 1: The Timer1 oscillator is designed to drive 32.768 kHz crystals. When T1CKI is used as a digital input, frequencies up to 12 MHz are supported.

FIGURE 31-9: ENHANCED CAPTURE/COMPARE/PWM TIMINGS

