

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2.15V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f27j53t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Nu	Imber			
Pin Name	28-SPDIP/ SSOP/ SOIC	28-QFN	Pin Type	Buffer Type	Description
					PORTB (continued)
RB4/CCP4/KBI0/SCK1/SCL1/ RP7	25 ⁽²⁾	22 ⁽²⁾			
RB4 CCP4 KBI0 SCK1 SCL1 RP7			I/O I/O I I/O I/O I/O	TTL/DIG ST/DIG TTL ST/DIG I ² C ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. Synchronous serial clock input/output. I ² C clock input/output. Remappable Peripheral Pin 7 input/output.
RB5/CCP5/KBI1/SDI1/SDA1/	26 ⁽²⁾	23 ⁽²⁾			
RP8 RB5 CCP5 KBI1 SDI1 SDA1 RP8			I/O I/O I I/O I/O	TTL/DIG ST/DIG TTL ST I ² C ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. SPI data input. I ² C data input/output. Remappable Peripheral Pin 8 input/output.
RB6/CCP6/KBI2/PGC/RP9 RB6 CCP6 KBI2 PGC RP9	27 ⁽²⁾	24(2)	I/O I/O I I	TTL/DIG ST/DIG TTL ST ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. ICSP™ clock input. Remappable Peripheral Pin 9 input/output.
RB7/CCP7/KBI3/PGD/RP10 RB7 CCP7 KBI3 PGD	28 ⁽²⁾	25 ⁽²⁾	I/O I/O I I/O	TTL/DIG ST/DIG TTL ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin
RP10			I/O	ST/DIG	Remappable Peripheral Pin 10 input/output.
Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power DIG = Digital output				CM Ar O OI I ² (MOS = CMOS compatible input or output nalog = Analog input = Output D = Open-Drain (no P diode to VDD) C = Open-Drain, I ² C specific

TABLE 1-3: PIC18F2XJ53 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

2: 5.5V tolerant.

						,	,		
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-1		
DSFLT	—	DSULP	DSWDT	DSRTC	DSMCLR	—	DSPOR		
bit 7							bit (
Legend:									
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
hit 7		Sloop Fault D	atastad bit						
		Sleep Fault Mo	elected bit	ing Doon Sloo	.				
	1 = A Deep S 0 = A Deep S	Sleep Fault was	s not detected	during Deep Siee	p Sleep				
bit 6		ted: Read as '	0'	ddinig 200p (
bit 5	DSULP: Ultra	DSUI P: Liltra Low-Power Wake-up Status bit							
	1 = An ultra low-power wake-up event occurred during Deep Sleep								
	0 = An ultra le	ow-power wak	e-up event dic	l not occur dur	ing Deep Sleep				
bit 4	DSWDT: Dee	p Sleep Watch	dog Timer Tin	ne-out bit					
	1 = The Deep	o Sleep Watch	dog Timer tim	ed out during [Deep Sleep				
	0 = The Deep	o Sleep Watch	dog Timer did	not time out d	uring Deep Slee	p			
bit 3	DSRTC: Real	-Time Clock a	nd Calendar A	larm bit					
	1 = The Real-Time Clock/Calendar triggered an alarm during Deep Sleep								
1.11.0			alendar did n	ot trigger an ai	arm during Dee	p Sleep			
bit 2	DSMCLR: MO								
1 = The MCLR pin was asserted during Deep Sleep									
hit 1		U - The MOLIX pin was not asserted during Deep Sleep							
bit 0		Unimplemented: Read as 0							
			venit was activ	a and a POP a	went was deter	tod(1)			
	1 = The VDD	supply FOR cli	cuit was activ	ctive. or was a	active, but did no	ot detect a POF	Revent		

REGISTER 4-6: DSWAKEL: DEEP SLEEP WAKE LOW BYTE REGISTER (BANKED F4Ah)

Note 1: Unlike the other bits in this register, this bit can be set outside of Deep Sleep.



FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 5-5: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



REGISTER 10-21: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22 (BANKED EFDh)

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 7							bit 0

Legend:	R/\overline{W} = Readable bit, Writable bit if IOLOCK = 0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 SCK2R<4:0>: Assign SPI2 Clock Input (SCK2) to the Corresponding RPn Pin bits

REGISTER 10-22: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23 (BANKED EFEh)

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:	R/\overline{W} = Readable bit, Writable bit if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the Corresponding RPn Pin bits

REGISTER 10-23: RPINR24: PERIPHERAL PIN SELECT INPUT REGISTER 24 (BANKED EFFh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:	R/\overline{W} = Readable bit, Writable bit if IOLOCK = 0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 OCFAR<4:0>: Assign PWM Fault Input (FLT0) to the Corresponding RPn Pin bits

11.1.2 DATA REGISTERS

The PMP module uses eight registers for transferring data into and out of the microcontroller. They are arranged as four pairs to allow the option of 16-bit data operations:

- PMDIN1H and PMDIN1L
- PMDIN2H and PMDIN2L
- PMADDRH/PMDOUT1H and PMADDRL/PMDOUT1L
- PMDOUT2H and PMDOUT2L

The PMDIN1 registers are used for incoming data in Slave modes, and both input and output data in Master modes. The PMDIN2 registers are used for buffering input data in select Slave modes.

The PMADDR/PMDOUT1 registers are actually a single register pair; the name and function are dictated by the module's operating mode. In Master modes, the registers function as the PMADDRH and PMADDRL registers, and contain the address of any incoming or outgoing data. In Slave modes, the registers function as PMDOUT1H and PMDOUT1L, and are used for outgoing data.

PMADDRH differs from PMADDRL in that it can also have limited PMP control functions. When the module is operating in select Master mode configurations, the upper two bits of the register can be used to determine the operation of chip select signals. If these are not used, PMADDR simply functions to hold the upper 8 bits of the address. Register 11-9 provides the function of the individual bits in PMADDRH.

The PMDOUT2H and PMDOUT2L registers are only used in Buffered Slave modes and serve as a buffer for outgoing data.

11.1.3 PAD CONFIGURATION CONTROL REGISTER

In addition to the module level configuration options, the PMP module can also be configured at the I/O pin for electrical operation. This option allows users to select either the normal Schmitt Trigger input buffer on digital I/O pins shared with the PMP, or use TTL level compatible buffers instead. Buffer configuration is controlled by the PMPTTL bit in the PADCFG1 register.

13.2 Timer1 Operation

The Timer1 module is an 8-bit or 16-bit incrementing counter, which is accessed through the TMR1H:TMR1L register pair.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively.

When Timer1 is enabled, the RC1/CCP8/T1OSI/UOE/ RP12 and RC0/T1OSO/T1CKI/RP11 pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

13.3 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Register 13-1 displays the clock source selections.

13.3.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

13.3.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input, T1CKI, or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- Timer1 enabled after POR Reset
- Write to TMR1H or TMR1L
- Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0)

when T1CKI is high, then Timer1 is enabled (TMR1ON = 1) when T1CKI is low.

TMR1CS1	TMR1CS0	T10SCEN	Clock Source
0	1	x	Clock Source (Fosc)
0	0	x	Instruction Clock (Fosc/4)
1	0	0	External Clock on T1CKI Pin
1	0	1	Oscillator Circuit on T1OSI/T1OSO Pin

TABLE 13-1: TIMER1 CLOCK SOURCE SELECTION

REGISTER 20-2: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE) (1, ACCESS FC6h; 2, F72h)

R/\/_0	R///_0	R/\\/_0	R/M/-0	R/\/_0	R/M/_0	R/M_0	R/\//_0
		SSDEN(2)		<u>SCDM3(3)</u>	SSDM2(3)	SSDM1(3)	SSDM0(3)
hit 7	33FUV.7	33FEN. /	UKF	33F1013*7	33FIVIZ	33FINITY	bit 0
							bit 0
Legend:							
R = Reada	able bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	WCOL: Write	Collision Detec	t bit				
	1 = The SSP	xBUF register i	s written while	e it is still transm	itting the previ	ous word (mus	t be cleared in
	software)						
		on					
bit 6	SSPOV: Rece	eive Overflow Ir	dicator bit()				
	<u>SPI Slave mo</u>	<u>de:</u> to in received w	hila tha SSDvl	21 IE register in a	till bolding the	araviava data. I	n anna af avar
	flow the	data in SSPxSF	R is lost Over	flow can only or	cur in Slave n	node The user	must read the
	SSPxBU	, even if only tr	ansmitting dat	a, to avoid settir	ng overflow (mu	ist be cleared in	n software).
	0 = No overfl	ow					
bit 5	SSPEN: Mast	er Synchronou	s Serial Port E	Enable bit ⁽²⁾			
	1 = Enables s 0 = Disables s	erial port and c serial port and c	onfigures SCI configures the	<pre><x, as="" i="" o="" p<="" pins="" pre="" sdix="" sdox,="" se=""></x,></pre>	and SSx as so ort pins	erial port pins	
bit 4	CKP: Clock P	olarity Select b	it		·		
	1 = Idle state	for clock is a hi	gh level				
	0 = Idle state	for clock is a lo	w level				
bit 3-0	SSPM<3:0>:	Master Synchro	onous Serial F	Port Mode Selec	t bits ⁽³⁾		
	0101 = SPI S	lave mode, clo	ck = SCKx pin	i; <u>SSx</u> pin contro	ol disabled, SS	x can be used	as I/O pin
	0100 = SPI S	lave mode, clo	ck = SCKx pin	i; SSx pin contro	ol enabled		
	0011 = SPIN	laster mode, cli laster mode, cli	DCK = IMRZ 0	utput/2			
0001 = SPI Master mode, clock = Fosc/16							
1010 = SPI Master mode, clock = Fosc/8							
	0000 = SPI M	laster mode, clo	ock = Fosc/4				
Note 1:	In Master mode, t	he overflow bit	is not set sind	e each new rec	eption (and tra	nsmission) is ir	nitiated by
	writing to the SSP	XBUF register.			. 、	,	2

- 2: When enabled, this pin must be properly configured as input or output.
- 3: Bit combinations not specifically listed here are either reserved or implemented in I²C mode only.

20.3.4 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCON1 registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, the appropriate TRISx bits, PCFGx bits and Peripheral Pin Select registers (if using MSSP2) should be correctly initialized prior to setting the SSPEN bit.

A typical SPI serial port initialization process follows:

- Initialize the ODCON3 register (optional open-drain output control)
- Initialize the remappable pin functions (if using MSSP2, see Section 10.7 "Peripheral Pin Select (PPS)")
- Initialize the SCKx/LAT value to the desired Idle SCKx level (if master device)
- Initialize the SCKx/PCFGx bit (if in Slave mode and multiplexed with the ANx function)
- Initialize the SCKx/TRIS bit as output (Master mode) or input (Slave mode)
- Initialize the SDIx/PCFGx bit (if SDIx is multiplexed with the ANx function)
- · Initialize the SDIx/TRIS bit
- Initialize the SSx/PCFG bit (if in Slave mode and multiplexed the with ANx function)
- Initialize the SSx/TRIS bit (Slave modes)
- · Initialize the SDOx/TRIS bit
- Initialize the SSPxSTAT register
- Initialize the SSPxCON1 register
- · Set the SSPEN bit to enable the module

Any MSSP1 serial port function that is not desired may be overridden by programming the corresponding Data Direction (TRIS) register to the opposite value. If individual MSSP2 serial port functions will not be used, they may be left unmapped.

Note: When MSSP2 is used in SPI Master mode, the SCK2 function must be configured as both an output and an input in the PPS module. SCK2 must be initialized as an output pin (by writing 0x0A to one of the RPORx registers). Additionally, SCK2IN must also be mapped to the same pin by initializing the RPINR22 register. Failure to initialize SCK2/SCK2IN as both output and input will prevent the module from receiving data on the SDI2 pin, as the module uses the SCK2IN signal to latch the received data.

20.3.5 TYPICAL CONNECTION

Figure 20-2 illustrates a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends valid data Slave sends dummy data
- · Master sends valid data Slave sends valid data
- Master sends dummy data Slave sends valid data



FIGURE 20-2: SPI MASTER/SLAVE CONNECTION

EXAMPLE 20-2:	512-BYTE SPI MASTER MODE Init AND TRANSFER

			;For this example, let's use RP5(RB2) for SCK2, ;RP4(RB1) for SDO2, and RP3(RB0) for SDI2
			;Let's use SPI master mode, CKE = 0, CKP = 0, ;without using slave select signalling.
Tnit	-SDIDing:		
TILL	movlb	0×0F	Select bank 15 for access to ODCON3 register
]	bcf	ODCON3, SPI2OD	;Let's not use open drain outputs in this example
3	bcf	LATB, RB2	;Initialize our (to be) SCK2 pin low (idle).
]	bcf	LATB, RB1	;Initialize our (to be) SD02 pin to an idle state
]	bcf	TRISB, RB1	;Make SDO2 output, and drive low
]	bcf	TRISB, RB2	;Make SCK2 output, and drive low (idle state)
]	bsf	TRISB, RBO	;SDI2 is an input, make sure it is tri-stated
			;Now we should unlock the PPS registers, so we can
			assign the MSSP2 functions to our desired I/O pins.
г	movlb	0x0E	Select bank 14 for access to PPS registers
]	bcf	INTCON, GIE	;I/O Pin unlock sequence will not work if CPU
		, -	services an interrupt during the sequence
r	movlw	0x55	;Unlock sequence consists of writing 0x55
r	movwf	EECON2	;and 0xAA to the EECON2 register.
r	movlw	AAx0	
r	movwf	EECON2	
]	bcf	PPSCON, IOLOCK	;We may now write to RPINRx and RPORx registers
]	bsf	INTCON, GIE	;May now turn back on interrupts if desired
r	movlw	0x03	;RP3 will be SDI2
r	movwf	RPINR21	;Assign the SDI2 function to pin RP3
	_		
r	movlw	0x0A	;Let's assign SCK2 output to pin RP4
r	movwi	RPOR4	RPOR4 maps output signals to RP4 pin
r	movlw	0x04	;SCK2 also needs to be configured as an input on the
,	movart		Same pin
۱ ۲		0~09	:0x00 is SDO2 output
1 7	movzwf	RDOR5	Aggion SDO2 output gignal to the RD5 (RB2) nin
r	movlb	0x0F	;Done with PPS registers, bank 15 has other SFRs
Init	MSSP2:		
(clrf	SSP2STAT	;CKE = 0, SMP = 0 (sampled at middle of bit)
r	movlw	b'0000000'	;CKP = 0, SPI Master mode, $Fosc/4$
r	movwf	SSP2CON1	;MSSP2 initialized
]	bsf	SSP2CON1, SSPEN	;Enable the MSSP2 module
Tni+	SPIDMA:		
C	movlw	b'00111010'	Full duplex. RX/TXINC enabled, no SSCON
r	movwf	DMACON1	DLYINTEN is set, so DLYCYC3:DLYCYC0 = 1111
r	movlw	b'11110000'	;Minimum delay between bytes, interrupt
r	movwf	DMACON2	;only once when the transaction is complete
1			-

20.5.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN (SSPx-CON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The BRG then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the BRG counts for TBRG; the SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the BRG is turned off and the MSSP module then goes into an inactive state (Figure 20-25).

20.5.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).

20.5.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the BRG is reloaded and counts down to 0. When the BRG times out, the SCLx pin will be brought high and one Baud Rate Generator rollover count (TBRG) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the Stop bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 20-26).

20.5.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 20-25: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 20-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



					SYNC	= 0, BRGH	I = 0, BRG	616 = 0				
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz		Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_									_		
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_

TABLE 21-3: BAUD RATES FOR ASYNCHRONOUS MODES

DAUD	SYNC = 0, BRGH = 0, BRG16 = 0										
BAUD	Fos	c = 4.000	MHz	Fosc = 2.000 MHz			Fosc = 1.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51		
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12		
2.4	2.404	0.16	25	2.403	-0.16	12	—	_	_		
9.6	8.929	-6.99	6	_	_	_	_	_	_		
19.2	20.833	8.51	2	_	_	_	_	_	_		
57.6	62.500	8.51	0	_	_	_		_	_		
115.2	62.500	-45.75	0	_	_	—	_	_	_		

	SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Fosc = 40.000 MHz			Fosc	Fosc = 20.000 MHz		Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3					_	_	_			_	_	
1.2	—	—	—	—	—	—	—	—	—	—	—	—
2.4	—	—	—	—	—	—	2.441	1.73	255	2.403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615.	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_

		SYNC = 0, BRGH = 1, BRG16 = 0										
BAUD	Fosc = 4.000 MHz			Fosc = 2.000 MHz			Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	—	_	_	—	_	_	0.300	-0.16	207			
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51			
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25			
9.6	9.615	0.16	25	9.615	-0.16	12	—	—	—			
19.2	19.231	0.16	12	—	—	—	—	_	_			
57.6	62.500	8.51	3	—	—	—	—	_	_			
115.2	125.000	8.51	1	—	_	_	—	_	_			

 $\ensuremath{\textcircled{}^{\odot}}$ 2009-2016 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VCFG1	VCFG0	CHS3 ⁽²⁾	CHS2 ⁽²⁾	CHS1 ⁽²⁾	CHS0 ⁽²⁾	GO/DONE	ADON
bit 7	·		•		•		bit 0
Legend:			L :1			1 (0)	
R = Reada		vv = vvn(able b)		U = Unimplem	iented dit, read	as U	014/2
-n = value	alPOR	I = DILIS SEL			areu		OWI
bit 7	VCFG1: Volta 1 = VREF- (AN 0 = AVSS ⁽⁴⁾	ge Reference I2)	Configuration b	bit (VREF- sourc	e)		
bit 6	VCFG0: Volta 1 = VREF+ (Al 0 = AVDD ⁽⁴⁾	ge Reference N3)	Configuration t	oit (VREF+ sourc	ce)		
bit 5-2	CHS<3:0>: A 0000 = Chani 0001 = Chani 0010 = Chani 0011 = Chani 0100 = Chani 0101 = Chani 0101 = Chani 1000 = Chani 1001 = Chani 1001 = Chani 1001 = Chani 1001 = Chani 1001 = Chani 1101 = Chani 1101 = Chani 1101 = Chani	nalog Channel nel 00 (AN0) nel 01 (AN1) nel 02 (AN2) nel 03 (AN3) nel 04 (AN4) nel 05 (AN5) ⁽¹⁾ nel 05 (AN5) ⁽¹⁾ nel 07 (AN7) ⁽¹⁾ nel 08 (AN8) nel 09 (AN9) nel 10 (AN10) nel 11 (AN11) nel 12 (AN12) orved) DRE bosolute Refere	Select bits ⁽²⁾ ence (~1.2V) ⁽³⁾				
bit 1	GO/DONE: A <u>When ADON</u> 1 = A/D conv 0 = A/D is Idl	/D Conversion <u>= 1:</u> ersion is in pro e	Status bit gress				
bit 0	ADON: A/D C 1 = A/D Conv 0 = A/D Conv	on bit erter module is erter module is	enabled disabled				
Note 1: 2: 3:	These channels a Performing a com For best accuracy before performing	re not impleme version on unin , the band gap a conversion o	ented on 28-pir nplemented ch reference circ on this channe	n devices. annels will retu uit should be er I.	rn random valu nabled (ANCO	ues. N1<7> = 1) at le	east 10 ms

REGISTER 22-1: ADCON0: A/D CONTROL REGISTER 0 (ACCESS FC2h)

4: On 44-pin, QFN devices, AVDD and AVss reference sources are intended to be externally connected to VDD and Vss levels. Other package types tie AVDD and AVss to VDD and Vss internally.







22.7 A/D Converter Calibration

The A/D Converter in the PIC18F47J53 family of devices includes a self-calibration feature, which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON1<6>). The next time the GO/DONE bit is set, the module will perform an offset calibration and store the result internally. Thus, subsequent offsets will be compensated.

Example 22-1 provides an example of a calibration routine.

The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset or if there are other major changes in operating conditions.

23.5 USB Interrupts

The USB module can generate multiple interrupt conditions. To accommodate all of these interrupt sources, the module is provided with its own interrupt logic structure, similar to that of the microcontroller. USB interrupts are enabled with one set of control registers and trapped with a separate set of flag registers. All sources are funneled into a single USB interrupt request, USBIF (PIR2<4>), in the microcontroller's interrupt logic. Figure 23-7 provides the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the UIE and UIR registers, respectively. The second level consists of USB error conditions, which are enabled and flagged in the UEIR and UEIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level.

Interrupts may be used to trap routine events in a USB transaction. Figure 23-8 provides some common events within a USB frame and its corresponding interrupts.



FIGURE 23-8: EXAMPLE OF A USB TRANSACTION AND INTERRUPT EVENTS



27.3.2 CAPACITANCE CALIBRATION

There is a small amount of capacitance from the internal A/D Converter sample capacitor as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed. The measurement is then performed using the following steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT (= 1).
- 3. Wait for a fixed delay of time, *t*.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.
- 6. Calculate the stray and A/D sample capacitances:

$$C_{\text{OFFSET}} = C_{\text{STRAY}} + C_{\text{AD}} = (I \cdot t) / V$$

where *I* is known from the current source measurement step, *t* is a fixed delay and *V* is measured by performing an A/D conversion.

This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of CSTRAY + CAD is approximately known. CAD is approximately 4 pF.

An iterative process may need to be used to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting COFFSET to a theoretical value, then solving for t. For example, if CSTRAY is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD or 2.31V, then t would be:

$$(4 \text{ pF} + 11 \text{ pF}) \bullet 2.31 \text{V}/0.55 \ \mu\text{A}$$

or 63 µs.

See Example 27-3 for a typical routine for CTMU capacitance calibration.

REGISTER 28-10: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F47J53 FAMILY DEVICES (BYTE ADDRESS 3FFFFFh)

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 DEV<10:3>: Device ID bits

These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number.

DEV<10:3> (DEVID2<7:0>)	DEV<2:0> (DEVID2<7:5>)	Device
0101 1000	111	PIC18F47J53
0101 1000	101	PIC18F46J53
0101 1000	011	PIC18F27J53
0101 1000	001	PIC18F26J53
0101 1010	111	PIC18LF47J53
0101 1010	101	PIC18LF46J53
0101 1010	011	PIC18LF27J53
0101 1010	001	PIC18LF26J53

28.5.2 EXITING FAIL-SAFE OPERATION

The Fail-Safe Clock Monitor condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 2H (with any required start-up delays that are required for the oscillator mode, such as the OST or PLL timer). The INTRC oscillator provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The FSCM then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTRC oscillator. The OSCCON register will remain in its Reset state until a power-managed mode is entered.

28.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. FSCM of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTRC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode, will cause the CPU to begin executing instructions while being clocked by the INTRC source.

28.5.4 POR OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is either the EC or INTRC modes, monitoring can begin immediately following these events.

For HS or HSPLL modes, the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note:	The same logic that prevents false						
	oscillator failure interrupts on POR, or						
	wake-up from Sleep, will also prevent the						
	detection of the oscillator's failure to start						
	at all following these events. This can be						
	avoided by monitoring the OSTS bit and						
	using a timing routine to determine if the						
	oscillator is taking too long to start. Even						
	so, no oscillator failure interrupt will be						
	flagged.						

As noted in Section 28.4.1 "Special Considerations For Using Two-speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

28.6 Program Verification and Code Protection

For all devices in the PIC18F47J53 family of devices, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one Configuration bit, CP0. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

28.6.1 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against untoward changes or reads in two ways. The primary protection is the write-once feature of the Configuration bits, which prevents reconfiguration once the bit has been programmed during a power cycle. To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset. This is seen by the user as a Configuration Mismatch (CM) Reset.

The data for the Configuration registers is derived from the FCW in program memory. When the CP0 bit is set, the source data for device configuration is also protected as a consequence.



TABLE 31-21: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	35		ns	VDD = 3.3V, VDDCORE = 2.5V
			100		ns	VDD = 2.15V, VDDCORE = 2.15V
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	30	_	ns	VDD = 3.3V, VDDCORE = 2.5V
			83	_	ns	VDD = 2.15V
75	TDOR	SDOx Data Output Rise Time	_	25	ns	PORTB or PORTC
76	TDOF	SDOx Data Output Fall Time		25	ns	PORTB or PORTC
78	TscR	SCKx Output Rise Time (Master mode)		25	ns	PORTB or PORTC
79	TscF	SCKx Output Fall Time (Master mode)	_	25	ns	PORTB or PORTC
81	TDOV2scH, TDOV2scL	SDOx Data Output Setup to SCKx Edge	TCY		ns	

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0936-6