

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 2.75V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf26j53-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3.6 Reference Clock Output

In addition to the peripheral clock/4 output in certain oscillator modes, the device clock in the PIC18F47J53 family can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 3-4). Setting the ROON bit (REFOCON<7>) makes the clock signal available on the REFO (RB2) pin. The RODIV<3:0> bits enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<5:4>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator is on OSC1 and OSC2, or the current system clock source is used for the reference clock output. The ROSSLP bit determines if the reference source is available on RB2 when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for an EC or HS mode; otherwise, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

REGISTER 3-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER (BANKED F3Dh)

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 7		· · · · ·		·	•	·	bit 0
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 7	ROON: Refer	ence Oscillator (Jutput Enabl	le bit			
	1 = Reference	e oscillator is ena	abled on REI	-O pin			
hit G			abieu				
bit 6		eu. Redu as 0		n in Claan hit			
DIL 5	1 - Deference		or Oulput Sid				
	0 = Reference	e oscillator is dis	abled in Slee	n Sieep			
bit 4	ROSEL: Refe	rence Oscillator	Source Sele	ect bit			
	1 = Primary c	scillator crystal/	resonator is	used as the ba	se clock ⁽¹⁾		
	0 = System cl	ock (Fosc) is use	ed as the base	e clock; the base	e clock reflects a	ny clock switchin	ig of the device
bit 3-0	RODIV<3:0>:	Reference Osci	llator Divisor	Select bits			
	1111 = Base	clock value divic	led by 32,76	8			
	1110 = Base	clock value divic	led by 16,38	4			
	1101 = Base	clock value divid	led by 8,192				
	1011 = Base	clock value divid	led by 4,030				
	1010 = Base	clock value divid	led by 1,024				
	1001 = Base	clock value divid	led by 512				
	1000 = Base	clock value divid	led by 256				
	0111 = Base	clock value divid	led by 120				
	0101 = Base	clock value divic	led by 32				
	0100 = Base	clock value divid	led by 16				
	0011 = Base	clock value divic	led by 8				
	0010 = Base	clock value divid	led by 4				
	0001 - Base	clock value divid	ieu by z				
	2200						

Note 1: The crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode.

A series resistor between RA0 and the external capacitor provides overcurrent protection for the RA0/AN0/C1INA/ULPWU/RP0 pin and can allow for software calibration of the time-out (see Figure 4-9).



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired interrupt delay. This technique will compensate for the affects of temperature, voltage and component accuracy. The ULPWU peripheral can also be configured as a simple Programmable Low-Voltage Detect (LVD) or temperature sensor.

Note:	For more information, refer to	AN879,
	Using the Microchip Ultra Low	w-Power
	Wake-up Module application	n note
	(DS00879).	

4.8 Peripheral Module Disable

All peripheral modules (except for I/O ports) also have a second control bit that can disable their functionality. These bits, known as the Peripheral Module Disable (PMDISx) bits, are generically named "xxxMD" (using "xxx" as the mnemonic version of the module's name).

These bits are located in the PMDISx Special Function Registers. In contrast to the module enable bits (generically named "xxxEN" and located in bit position seven of the control registers), the PMDISx bits must be set (= 1) to disable the modules.

While the PMD and module enable bits both disable a peripheral's functionality, the PMD bit completely shuts down the peripheral, effectively powering down all circuits and removing all clock sources. This has the additional effect of making any of the module's control and buffer registers, mapped in the SFR space, unavailable for operations. Essentially, the peripheral ceases to exist until the PMD bit is cleared.

This differs from using the module enable bit, which allows the peripheral to be reconfigured and buffer registers preloaded, even when the peripheral's operations are disabled.

The PMDISx bits are most useful in highly power-sensitive applications. In these cases, the bits can be set before the main body of the application to remove peripherals that will not be needed at all.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
PMDIS3	CCP10MD	CCP9MD	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	_	0000 000-
PMDIS2	—	TMR8MD	—	TMR6MD	TMR5MD	CMP3MD	CMP2MD	CMP1MD	-0-0 0000
PMDIS1	PSPMD ⁽¹⁾	CTMUMD	RTCCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	_	0000 000-
PMDIS0	ECCP3MD	ECCP2MD	ECCP1MD	UART2MD	UART1MD	SPI2MD	SPI1MD	ADCMD	0000 0000

TABLE 4-2: LOW-POWER MODE REGISTERS

Note 1: Not implemented on 28-pin devices (PIC18F26J53, PIC18F27J53, PIC18LF26J53 and PIC18LF27J53).

REGISTER 5-1: RCON: RESET CONTROL REGISTER (ACCESS FD0h)

R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	CM	RI	TO	PD	POR	BOR
bit 7							bit 0

R = Readable bit <u>-n = Value at PO</u> bit 7 II bit 6 <u>L</u> bit 5 <u>C</u> bit 4 F 1 0 0 0 0 0 0 0 0 0 0 0 0 0	W = Writable bitR'1' = Bit is set	U = Unimplemented bit,	read as '0'					
<u>-n = Value at PO</u> bit 7 II bit 6 <u>L</u> bit 5 <u>C</u> bit 4 F	R '1' = Bit is set		, 1000 00					
bit 7 II 0 bit 6 L bit 5 C bit 4 F 1 0		'0' = Bit is cleared	x = Bit is unknown					
bit 7 II bit 6 U bit 5 C bit 4 F 1 0								
bit 6 L bit 5 C bit 4 F 1 0	PEN: Interrupt Priority Enable bit							
bit 6 L bit 5 C bit 4 F 1 0	 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) 							
bit 5 C	Jnimplemented: Read as '0'							
1 c bit 4 F 1 0	M : Configuration Mismatch Flag bit							
bit 4 F	= A Configuration Mismatch Reset h	las not occurred	the setting offer a Configuration					
bit 4 F	Mismatch Reset occurs)	has occurred (must be set	In sonware alter a configuration					
1 0	राः RESET Instruction Flag bit							
с —	= The RESET instruction was not ex	ecuted (set by firmware only	/)					
<u> </u>	= The RESET instruction was execu Brown-out Reset occurs)	Ited causing a device Reset	t (must be set in software after a					
bit 3 T	O : Watchdog Time-out Flag bit							
1 0	= Set by power-up, CLRWDT instruct = A WDT time-out occurred	ion or SLEEP instruction						
bit 2 F	D : Power-Down Detection Flag bit							
1 C	 Set by power-up or by the CLRWD? Set by execution of the SLEEP ins 	r instruction						
hit 1 F	OR: Power-on Reset Status bit							
1	= A Power-on Reset has not occurre	ed (set by firmware only)						
0	= A Power-on Reset occurred (must	be set in software after a Po	ower-on Reset occurs)					
bit 0 E	JOR: Brown-out Reset Status bit							
1	= A Brown-out Reset has not occur	red (set by firmware only)						
U	= A Brown-out Reset occurred (mus	st be set in soπware alter a d	Srown-out Reset occurs)					
Note 1: It is re	ecommended that the POR bit be set	after a Power-on Reset has t	been detected, so that subsequen					

^{2:} If the on-chip voltage regulator is disabled, BOR remains '0' at all times. See Section 5.4.1 "Detecting BOR" for more information.

^{3:} Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after a Power-on Reset).

REGISTER	9-6: PIR3:	PERIPHERA	L INTERRUP	PT REQUEST	(FLAG) REG	ISTER 3 (AC	CESS FA4h)	
R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CTMUIF	TMR3GIF	RTCCIF	
bit 7		•	•		•		bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
 bit 7 SSP2IF: Master Synchronous Serial Port 2 Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 								
bit 6	 BCL2IF: Bus Collision Interrupt Flag bit (MSSP2 module) 1 = A bus collision occurred (must be cleared in software) 0 = No bus collision occurred 							
bit 5	RC2IF: EUSART2 Receive Interrupt Flag bit 1 = The EUSART2 receive buffer, RCREG2, is full (cleared when RCREG2 is read) 0 = The EUSART2 receive buffer is empty							
bit 4	TX2IF: EUSART2 Transmit Interrupt Flag bit 1 = The EUSART2 transmit buffer, TXREG2, is empty (cleared when TXREG2 is written) 0 = The EUSART2 transmit buffer is full							
bit 3	TMR4IF: TMR4 to PR4 Match Interrupt Flag bit 1 = A TMR4 to PR4 match occurred (must be cleared in software)							
bit 2	 0 = NO TMR4 to PR4 match occurred CTMUIF: Charge Time Measurement Unit Interrupt Flag bit 1 = A CTMU event has occurred (must be cleared in software) 							
bit 1	 0 = A CTMU event has not occurred TMR3GIF: Timer3 Gate Event Interrupt Flag bit 1 = A Timer3 gate event completed (must be cleared in software) 0 = No Timer3 gate event completed 							
bit 0	RTCCIF: RTC 1 = An RTCC 0 = No RTCC	CC Interrupt Fla interrupt occur interrupt occur	ng bit rred (must be c rred	cleared in softw	are)			

REGISTER 9-15: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2 (ACCESS FA2h)

						•	•		
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
OSCFIP	CM2IP	CM1IP	USBIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 7	OSCFIP: Osc	cillator Fail Inter	rupt Priority bi	it					
	1 = High price	ority rity							
hit 6		narator 2 Interri	unt Priority hit						
DILO	1 = High price	parator z intern							
	0 = Low prior	rity							
bit 5	C12IP: Comp	arator 1 Interru	pt Priority bit						
	1 = High prio	ority							
	0 = Low prior	rity							
bit 4	USBIP: USB	Interrupt Priorit	y bit						
	1 = High priot	prity							
h # 0		nity Collision Intern	unt Drievitus hit						
DIL 3	1 - High prio	Collision Interr	upt Phonty bit	(INISSPT modu	ie)				
	0 = Low priority								
bit 2	HLVDIP: High	h/Low-Voltage I	Detect Interrup	t Priority bit					
	1 = High prio	ority		ý					
	0 = Low prior	rity							
bit 1	TMR3IP: TMI	R3 Overflow Int	errupt Priority	bit					
	1 = High prio	ority							
	0 = Low prior	rity							
bit 0	CCP2IP: ECO	CP2 Interrupt P	riority bit						
	1 = High prior	rity							
		iity							

Choosing the configuration requires the review of all PPSs and their pin assignments, especially those that will not be used in the application. In all cases, unused pin selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pinselectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that the PPS functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a PPS.

Example 10-7 provides a configuration for bidirectional communication with flow control using EUSART2. The following input and output functions are used:

- Input Function RX2
- Output Function TX2

EXAMPLE 10-7: CONFIGURING EUSART2 INPUT AND OUTPUT FUNCTIONS

;********	
; Unlock Registers	
;*********	
MOVLB 0x0E ; PPS registers in BANK 1	4
BCF INTCON, GIE ; Disable interrupts	
MOVLW 0x55	
MOVWE EECON2. 0	
MOVLW 0xAA	
MOVWE EECON2. 0	
; Turn off PPS Write Protect	
BCF PPSCON, IOLOCK, BANKED	
; * * * * * * * * * * * * * * * * * * *	
; Configure Input Functions	
; (See Table 10-13)	
; * * * * * * * * * * * * * * * * * * *	
; * * * * * * * * * * * * * * * * * * *	
; Assign RX2 To Pin RP0	
; * * * * * * * * * * * * * * * * * * *	
MOVLW 0x00	
MOVWF RPINR16, BANKED	
; * * * * * * * * * * * * * * * * * * *	
; Configure Output Functions	
; (See Table 10-14)	
; * * * * * * * * * * * * * * * * * * *	
; * * * * * * * * * * * * * * * * * * *	
; Assign TX2 To Pin RP1	
; * * * * * * * * * * * * * * * * * * *	
MOVLW 0x06	
MOVWF RPOR1, BANKED	
;**************************************	
; Lock Registers	
;**************************************	
BCF INTCON, GIE	
MOVLW 0x55	
MOVWF EECON2, 0	
MOVLW UXAA	
MOVWF EECON2, 0	
. Write Drotest DDC	
, Write Protect PPS	
BSF PPSCON, IOLOCK, BANKED	

Note: If the Configuration bit, IOL1WAY = 1, once the IOLOCK bit is set, it cannot be cleared, preventing any future RP register changes. The IOLOCK bit is cleared back to '0' on any device Reset.





14.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 Match Interrupt Flag, which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscaler options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the ECCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP modules operating in SPI mode. Additional information is provided in Section 20.0 "Master Synchronous Serial Port (MSSP) Module".



FIGURE 14-1: TIMER2 BLOCK DIAGRAM

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PMPIF ⁽¹⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
PIE1	PMPIE ⁽¹⁾	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
IPR1	PMPIP ⁽¹⁾	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
TMR2	Timer2 Register							
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
PR2	Timer2 Period Register							

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are only available in 44-pin devices.

The operating mode is determined by the clock select

bits, TMRxCSx (TxCON<7:6>). When the TMRxCSx bits

are cleared (= 00), Timer3/5 increments on every internal

instruction cycle (Fosc/4). When TMRxCSx = 01, the Timer3/5 clock source is the system clock (Fosc), and

when it is '10', Timer3/5 works as a counter from the

external clock from the TxCKI pin (on the rising edge after

the first falling edge) or the Timer1 oscillator.

15.2 Timer3/5 Operation

Timer3 and Timer5 can operate in these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter
- Timer with Gated Control



FIGURE 15-1: TIMER3/5 BLOCK DIAGRAM

© 2009-2016 Microchip Technology Inc.

EXAMPLE 20-2:	512-BYTE SPI MASTER MODE Init AND TRANSFER

			;For this example, let's use RP5(RB2) for SCK2, ;RP4(RB1) for SDO2, and RP3(RB0) for SDI2
			;Let's use SPI master mode, CKE = 0, CKP = 0, ;without using slave select signalling.
Tnit	-SDIDing:		
TILL	movlb	0×0F	Select bank 15 for access to ODCON3 register
]	bcf	ODCON3, SPI2OD	;Let's not use open drain outputs in this example
3	bcf	LATB, RB2	;Initialize our (to be) SCK2 pin low (idle).
]	bcf	LATB, RB1	;Initialize our (to be) SD02 pin to an idle state
]	bcf	TRISB, RB1	;Make SDO2 output, and drive low
]	bcf	TRISB, RB2	;Make SCK2 output, and drive low (idle state)
]	bsf	TRISB, RBO	;SDI2 is an input, make sure it is tri-stated
			;Now we should unlock the PPS registers, so we can
			assign the MSSP2 functions to our desired I/O pins.
г	movlb	0x0E	Select bank 14 for access to PPS registers
]	bcf	INTCON, GIE	;I/O Pin unlock sequence will not work if CPU
		, -	services an interrupt during the sequence
r	movlw	0x55	;Unlock sequence consists of writing 0x55
r	movwf	EECON2	;and 0xAA to the EECON2 register.
r	movlw	AAx0	
r	movwf	EECON2	
]	bcf	PPSCON, IOLOCK	;We may now write to RPINRx and RPORx registers
]	bsf	INTCON, GIE	;May now turn back on interrupts if desired
r	movlw	0x03	;RP3 will be SDI2
r	movwf	RPINR21	;Assign the SDI2 function to pin RP3
	_		
r	movlw	0x0A	;Let's assign SCK2 output to pin RP4
r	movwi	RPOR4	RPOR4 maps output signals to RP4 pin
r	movlw	0x04	;SCK2 also needs to be configured as an input on the
	movart		Same pin
1 7		0~09	:0x00 is SDO2 output
1 7	movzwf	RDOR5	Aggion SDO2 output gignal to the RD5 (RB2) nin
r	movlb	0x0F	;Done with PPS registers, bank 15 has other SFRs
Init	MSSP2:		
(clrf	SSP2STAT	;CKE = 0, SMP = 0 (sampled at middle of bit)
r	movlw	b'0000000'	;CKP = 0, SPI Master mode, $Fosc/4$
r	movwf	SSP2CON1	;MSSP2 initialized
]	bsf	SSP2CON1, SSPEN	;Enable the MSSP2 module
Tni+	SPIDMA:		
C	movlw	b'00111010'	Full duplex. RX/TXINC enabled, no SSCON
r	movwf	DMACON1	DLYINTEN is set, so DLYCYC3:DLYCYC0 = 1111
r	movlw	b'11110000'	;Minimum delay between bytes, interrupt
r	movwf	DMACON2	;only once when the transaction is complete
1			-



21.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit BRG can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The BRG produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the ninth data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- · Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

21.2.1 EUSART ASYNCHRONOUS TRANSMITTER

Figure 21-3 displays the EUSART transmitter block diagram.

The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available). Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results.

While TXxIF indicates the status of the TXREGx register; another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data				
	memory, so it is not available to the user.				
2:	Flag bit, TXxIF, is set when enable bit,				
	I XEN, IS SEL				

To set up an Asynchronous Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9; can be used as an address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREGx register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 21-3: EUSART TRANSMIT BLOCK DIAGRAM



© 2009-2016 Microchip Technology Inc.

21.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCxIE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set.
- 6. Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREGx register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF
PIR1	PMPIF ⁽¹⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
PIE1	PMPIE ⁽¹⁾	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
IPR1	PMPIP ⁽¹⁾	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CTMUIF	TMR3GIF	RTCCIF
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CTMUIE	TMR3GIE	RTCCIE
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CTMUIP	TMR3GIP	RTCCIP
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
RCREGx	EUSARTx Receive Register							
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
SPBRGHx	EUSARTx Baud Rate Generator High Byte							
SPBRGx	EUSARTx Baud Rate Generator Low Byte							

TABLE 21-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: These pins are only available on 44-pin devices.

24.6 Comparator Interrupts

The comparator interrupt flag is set whenever any of the following occurs:

- · Low-to-high transition of the comparator output
- High-to-low transition of the comparator output
- Any change in the comparator output

The comparator interrupt selection is done by the EVPOL<1:0> bits in the CMxCON register (CMxCON<4:3>).

In order to provide maximum flexibility, the output of the comparator may be inverted using the CPOL bit in the CMxCON register (CMxCON<5>). This is functionally identical to reversing the inverting and non-inverting inputs of the comparator for a particular mode.

An interrupt is generated on the low-to-high or high-tolow transition of the comparator output. This mode of interrupt generation is dependent on EVPOL<1:0> in the CMxCON register. When EVPOL<1:0> = 01 or 10, the interrupt is generated on a low-to-high or high-tolow transition of the comparator output. Once the interrupt is generated, it is required to clear the interrupt flag by software. When EVPOL<1:0> = 11, the comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMSTAT<1:0>, to determine the actual change that occurred. The CMxIF bits (PIR2<6:5>) are the Comparator x Interrupt Flags. The CMxIF bits must be reset by clearing them. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Table 24-2 provides the interrupt generation corresponding to comparator input voltages and EVPOL bit settings.

Both the CMxIE bits (PIE2<6:5>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMxIF bits will still be set if an interrupt condition occurs.

Figure 24-3 provides a simplified diagram of the interrupt section.

CPOL	EVPOL<1:0>	Comparator Input Change	COUTx Transition	Interrupt Generated
0	00	VIN+ > VIN-	Low-to-High	No
		VIN+ < VIN-	High-to-Low	No
	0.1	VIN+ > VIN-	Low-to-High	Yes
	UΙ	VIN+ < VIN-	High-to-Low	No
	1.0	VIN+ > VIN-	Low-to-High	No
	10	VIN+ < VIN-	High-to-Low	Yes
	11	VIN+ > VIN-	Low-to-High	Yes
		VIN+ < VIN-	High-to-Low	Yes
1	00	VIN+ > VIN-	High-to-Low	No
		VIN+ < VIN-	Low-to-High	No
	01	VIN+ > VIN-	High-to-Low	No
		VIN+ < VIN-	Low-to-High	Yes
	10	VIN+ > VIN-	High-to-Low	Yes
		VIN+ < VIN-	Low-to-High	No
	11	VIN+ > VIN-	High-to-Low	Yes
		VIN+ < VIN-	Low-to-High	Yes

TABLE 24-2: COMPARATOR INTERRUPT GENERATION

25.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them. Figure 25-1 provides a block diagram of the module. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.



FIGURE 25-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

26.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL<3:0> bits (HLVDCON<3:0>).

Additionally, the HLVD module allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, HLVDL<3:0>, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the HLVD interrupt to occur at any voltage in the valid operating range.

27.1 CTMU Operation

The CTMU works by using a fixed current source to charge a circuit. The type of circuit depends on the type of measurement being made. In the case of charge measurement, the current is fixed and the amount of time the current is applied to the circuit is fixed. The amount of voltage read by the A/D is then a measurement of the capacitance of the circuit. In the case of time measurement, the current, as well as the capacitance of the circuit, is fixed. In this case, the voltage read by the A/D is then representative of the amount of time elapsed from the time the current source starts and stops charging the circuit.

If the CTMU is being used as a time delay, both capacitance and current source are fixed, as well as the voltage supplied to the comparator circuit. The delay of a signal is determined by the amount of time it takes the voltage to charge to the comparator threshold voltage.

27.1.1 THEORY OF OPERATION

The operation of the CTMU is based on the following equation for charge:

$$C = I \cdot \frac{dV}{dT}$$

More simply, the amount of charge measured in coulombs in a circuit is defined as current in amperes (*I*) multiplied by the amount of time in seconds that the current flows (t). Charge is also defined as the capacitance in farads (C) multiplied by the voltage of the circuit (V). It follows that:

$$I \cdot t = C \cdot V.$$

The CTMU module provides a constant, known current source. The A/D Converter is used to measure (V) in the equation, leaving two unknowns: capacitance (C) and time (t). The above equation can be used to calculate capacitance or time, by either the relationship using the known fixed capacitance of the circuit:

$$t = (C \cdot V) / I$$

or by:

$$C = (I \cdot t) / V$$

using a fixed time that the current source is applied to the circuit.

27.1.2 CURRENT SOURCE

At the heart of the CTMU is a precision current source, designed to provide a constant reference for measurements. The level of current is user-selectable across three ranges or a total of two orders of magnitude, with the ability to trim the output in $\pm 2\%$ increments (nominal). The current range is selected by the IRNG<1:0> bits (CTMUICON<1:0>), with a value of '00' representing the lowest range.

Current trim is provided by the ITRIM<5:0> bits (CTMUICON<7:2>). These six bits allow trimming of the current source in steps of approximately 2% per step. Note that half of the range adjusts the current source positively and the other half reduces the current source. A value of '000000' is the neutral position (no change). A value of '100000' is the maximum negative adjustment (approximately -62%) and '011111' is the maximum positive adjustment (approximately +62%).

27.1.3 EDGE SELECTION AND CONTROL

CTMU measurements are controlled by edge events occurring on the module's two input channels. Each channel, referred to as Edge 1 and Edge 2, can be configured to receive input pulses from one of the edge input pins (CTED1 and CTED2), Timer1 or Output Compare Module 1. The input channels are levelsensitive, responding to the instantaneous level on the channel rather than a transition between levels. The inputs are selected using the EDG1SEL and EDG2SEL bit pairs (CTMUCONL<3:2 and 6:5>).

In addition to source, each channel can be configured for event polarity using the EDGE2POL and EDGE1POL bits (CTMUCONL<7,4>). The input channels can also be filtered for an edge event sequence (Edge 1 occurring before Edge 2) by setting the EDGSEQEN bit (CTMUCONH<2>).

27.1.4 EDGE STATUS

The CTMUCON register also contains two status bits: EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Their primary function is to show if an edge response has occurred on the corresponding channel. The CTMU automatically sets a particular bit when an edge response is detected on its channel. The level-sensitive nature of the input channels also means that the status bits become set immediately if the channel's configuration is changed and is the same as the channel's current state.

The module uses the edge status bits to control the current source output to external analog modules (such as the A/D Converter). Current is only supplied to external modules when only one (but not both) of the status bits is set, and shuts current off when both bits are either set or cleared. This allows the CTMU to measure current only during the interval between edges. After both status bits are set, it is necessary to clear them before another measurement is taken. Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.

In addition to being set by the CTMU hardware, the edge status bits can also be set by software. This is also the user's application to manually enable or disable the current source. Setting either one (but not both) of the bits enables the current source. Setting or clearing both bits at once disables the source.

PIC18F47J53

INCFSZ		Increment	Increment f, Skip if 0					
Syntax:		INCFSZ f	INCFSZ f {,d {,a}}					
Oper	ands:	$0 \leq f \leq 255$						
- -		d ∈ [0,1] a ∈ [0,1]						
Operation:		(f) + 1 \rightarrow de skip if result	est, t = 0					
Statu	s Affected:	None						
Enco	dina:	0011	0011 11da ffff ffff					
Description:		The content incremented placed in W placed back	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. (default)					
		If the result which is alre and a NOP i it a 2-cycle	If the result is '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a 2-cycle instruction.					
		If 'a' is '0', tl If 'a' is '1', tl GPR bank (If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					
If 'a' is '0' and the extended instructio set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe Literal Offset Mode" for details				struction operates essing See ed and Indexed ils.				
Word	ls:	1						
Cycle	es:	1(2) Note: 3 c by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	vcle Activity:							
Q1		Q2	Q3		Q4			
	Decode	Read register 'f'	Process Data	s V des	Vrite to stination			
lf sk	ip:							
	Q1	Q2	Q3		Q4			
	No	No	No		No			
IF -1	operation	operation	operatio	n op	eration			
IT SK		a by 2-wora in:			04			
	No	No	No		No			
	operation	operation	operatio	n or	eration			
	No	No	No		No			
	operation	operation	operatio	n op	peration			
<u>Example:</u>		HERE I NZERO : ZERO :	HERE INCFSZ CNT, 1, 0 NZERO : ZERO :					
Before Instruction PC = Address (HERE)								
	CNT	= CNT + 1	1					
	If CNT	= 0; = Addrocc						
	FC FC	– Address	- Address (ZERO) ≠ 0;					
	If CNT	≠ 0;						

INFS	NZ	Increment	Increment f, Skip if Not 0				
Synta	ax:	INFSNZ f	INFSNZ f {,d {,a}}				
Opera	ands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$					
Opera	ation:	(f) + 1 \rightarrow description of the skip if result	(f) + 1 → dest, skip if result $\neq 0$				
Statu	s Affected:	None					
Enco	ding:	0100	0100 10da ffff ffff				
Description:		The content incremented placed in W placed back	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).				
		If the result instruction v discarded a instead, ma instruction.	If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a 2-cycle instruction.				
		lf 'a' is '0', tl If 'a' is '1', tl GPR bank (If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Word	s:	1					
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
QU		02	03	04			
[Decode	Read	Process	Write to			
		register 'f'	Data	destination			
lf ski	ip:						
ī	Q1	Q2	Q3	Q4			
	N0 operation	N0 operation	N0 operation	N0 operation			
lf ski	ip and followe	d by 2-word in:	struction:	oporation			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
l	operation	operation	operation	operation			
Example: HERE INFSNZ REG, 1, 0 ZERO NZERO				, 1, O			
	After Instructio	n	. (
		= REG + ²	1				
	PC = Address (NZERO)						
	IT REG PC	= 0; = Address (ZERO)					

30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.