



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 2.75V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf26j53t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



	Pin Number Pin Name 44- QFN TQFP Pin Buffer Type QFN TQFP		Din Buffor	Duffer		
Pin Name			Туре	Description		
RC6/CCP9/PMA5/TX1/CK1/RP17	44(3)	44(3)				
RC6			I/O	ST/DIG	Digital I/O.	
CCP9			I/O	ST/DIG	Capture/Compare/PWM input/output.	
PMA5			I/O	DIG	Parallel Master Port address.	
TX1			0	ST/TTL/ DIG	EUSART1 asynchronous transmit.	
CK1			I/O	ST/DIG	EUSART1 synchronous clock (see related	
					RX1/DT1).	
RP17			I/O	ST/DIG	Remappable Peripheral Pin 17 input/output.	
RC7/CCP10/PMA4/RX1/DT1/ SDO1/RP18	1 ⁽³⁾	1 ⁽³⁾				
RC7			I/O	ST/DIG	EUSART1 asynchronous receive.	
CCP10			I/O	ST/DIG	Capture/Compare/PWM input/output.	
PMA4			I/O	ST/TTL/	Parallel Master Port address.	
RX1				DIG	EUSART1 synchronous data (see related	
					TX1/CK1).	
DT1			I	ST	Synchronous serial data output/input.	
SDO1					SPI data output.	
RP18			I/O	ST/DIG	Remappable Peripheral Pin 18 input/output.	
			0	DIG		
			I/O	ST/DIG		
Legend: TTL = TTL compatible ir ST = Schmitt Trigger in I = Input P = Power	iput put wit	h CMO	S level	S	CMOS= CMOS compatible input or outputAnalog= Analog inputO= OutputOD= Open-Drain (no P diode to VDD)	
DIG = Digital output					I^2C = Open-Drain, I^2C specific	

TABLE 1-4: PIC18F4XJ53 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

2: Available only on 44-pin devices (PIC18F46J53, PIC18F47J53, PIC18LF46J53 and PIC18LF47J53).

3: 5.5V tolerant.

Input Oscillator Frequency	PLL Division (PLLDIV<2:0>)	Clock Mode (FOSC<2:0>)	MCU Clock Division (CPDIV<1:0>)	Microcontroller Clock Frequency
			None (11)	48 MHz
40 MI I-	N1/A	ГС	÷2(10)	24 MHz
48 MHZ	IN/A	EC	÷3(01)	16 MHz
			÷6 (00)	8 MHz
			None (11)	48 MHz
	.12 (000)	FORM	÷2(10)	24 MHz
40 WITZ	÷12(000)	ECPLL	÷3(01)	16 MHz
			÷6 (00)	8 MHz
			None (11)	48 MHz
	.10(001)	FORM	÷2(10)	24 MHz
	÷10(001)	ECFLL	÷3(01)	16 MHz
			÷6 (00)	8 MHz
			None (11)	48 MHz
	G (010)	FORM	÷2(10)	24 MHz
	÷0 (010)	EGPLL	÷3(01)	16 MHz
			÷6 (00)	8 MHz
	N/A	EC ⁽¹⁾	None (11)	24 MHz
24 MHz			÷2(10)	12 MHz
			÷3(01)	8 MHz
			÷6 (00)	4 MHz
	÷5 (011)	ECPLL	None (11)	48 MHz
20 MH-			÷2(10)	24 MHz
			÷3(01)	16 MHz
			÷6 (00)	8 MHz
			None (11)	48 MHz
16 MH-	÷4 (100)	HSPLL, ECPLL	÷2 (10)	24 MHz
			÷3(01)	16 MHz
			÷6 (00)	8 MHz
			None (11)	48 MHz
10 MH-	.2 (101)		÷2(10)	24 MHz
	÷3 (101)	HOFLL, EOFLL	÷3(01)	16 MHz
			÷6 (00)	8 MHz
			None (11)	48 MHz
8 MHz	(110)	HSPLL, ECPLL,	÷2(10)	24 MHz
	÷2 (110)	INTOSCPLL/	÷3(01)	16 MHz
			÷6 (00)	8 MHz
			None (11)	48 MHz
4 MILT	. 1 (111)		÷2 (10)	24 MHz
4 WHZ	÷1 (⊥⊥⊥)	HOPLL, EGPLL	÷3(01)	16 MHz
			÷6 (00)	8 MHz

TABLE 3-5:	OSCILLATOR CONFIGURATION OPTIONS FOR USB OPERATION

Note 1: The 24 MHz EC mode (without PLL) is only compatible with low-speed USB. Full-speed USB requires a 48 MHz system clock.

6.3.2 BANK SELECT REGISTER

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 MSbs of a location's address; the instruction itself includes the 8 LSbs. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory. The 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is illustrated in Figure 6-7.

Because up to 16 registers can share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh, will end up resetting the PC.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 6-6 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

PIC18F47J53

IADEE	- 0- 4 . INE			ין ייאאוויי						
Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
EC4h	RPOR4	_	_	_	Remappable	Pin RP4 Outp	ut Signal Seled	t bits		0 0000
EC3h	RPOR3	_	_	-	Remappable	Pin RP3 Outp	ut Signal Seleo	t bits		0 0000
EC2h	RPOR2	_	_	_	Remappable	Pin RP2 Outp	ut Signal Seleo	t bits		0 0000
EC1h	RPOR1	_	_	_	Remappable	Pin RP1 Outp	ut Signal Seleo	ct bits		0 0000
EC0h	RPOR0	_	_	_	Remappable	Pin RP0 Outp	ut Signal Seleo	t bits		0 0000
EBFh	PPSCON	_	_	_	_	_	_	_	IOLOCK	0
EBEh	—	_	_	_	_	_	_	_	—	
EBDh	—	_	_	_	_	_	_	_	_	
EBCh	PMDIS3	CCP10MD	CCP9MD	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	—	0000 000-
EBBh	PMDIS2	_	TMR8MD	_	TMR6MD	TMR5MD	CMP3MD	CMP2MD	CMP1MD	-0-0 0000
EBAh	PMDIS1	PSPMD ⁽¹⁾	CTMUMD	RTCCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	—	0000 000-
EB9h	PMDIS0	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SPI2MD	SPI1MD	ADCMD	0000 0000
EB8h	ADCTRIG	_	_	_	_	_	_	TRIGSEL1	TRIGSEL0	00
EB7h	—	_	_	_	_	_	_	_	—	
EB6h	—	_	_	_	_	_	_	_	_	
EB5h	—	_	_	_	_	_	_	_	_	
EB4h	—	—	—					_	_	
EB3h	—	—	—						—	
EB2h	—	—	—						—	
EB1h	—	—	—						—	
EB0h	—	—	—						—	
300000h	CONFIG1L	DEBUG	XINST	STVREN	CFGPLLEN	PLLDIV2	PLLDIV1	PLLDIV0	WDTEN	1111 1111
300001h	CONFIG1H	_	_	_	_	_	CP0	CPDIV1	CPDIV0	111
300002h	CONFIG2L	IESO	FCMEN	CLKOEC	SOSCSEL1	SOSCSEL0	FOSC2	FOSC1	FOSC0	1111 1111
300003h	CONFIG2H	_	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	1111
300004h	CONFIG3L	DSWDTPS3	DSWDTPS2	DSWDTPS1	DSWDTPS0	DSWDTEN	DSBOREN	RTCOSC	DSWDTOSC	1111 1111
300005h	CONFIG3H	—	_	_	_	MSSPMSK	_	ADCSEL	IOL1WAY	1-11
300006h	CONFIG4L	WPCFG	WPFP6	WPFP5	WPFP4	WPFP3	WPFP2	WPFP1	WPFP0	1111 1111
300007h	CONFIG4H	_	_	_	—	LS48MHZ	_	WPEND	WPDIS	1-11

REGISTER FILE SUMMARY (PIC18E47.153 EAMILY) (CONTINUED) TARI F 6-4.

Legend:x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved, do not modifyNote1:Implemented only for 44-pin devices (PIC18F46J53, PIC18F47J53, PIC18LF46J53 and PIC18LF47J53).

2: Implemented only for 28-pin devices (PIC18F26J53, PIC18F27J53, PIC18LF26J53 and PIC18LF27J53).

3: Implemented only for devices with 128 Kbyte of program memory (PIC18F27J53, PIC18F47J53, PIC18LF27J53 and PIC18LF47J53).

6.3.6 STATUS REGISTER

The STATUS register, shown in Register 6-2, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled.

These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS

register then reads back as '000u u1uu'. It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions not affecting any Status bits, see the instruction set summary in Table 29-2 and Table 29-3.

Note: The C and DC bits operate as Borrow and Digit Borrow bits, respectively in subtraction.

REGISTER 6-2: STATUS REGISTER (ACCESS FDBh)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	_	Ν	OV	Z	DC ⁽¹⁾	C ⁽²⁾
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 7-5	Unimplemen	ted: Read as '0)'				
bit 4	N: Negative b	pit					
	This bit is use (ALU MSB =	ed for signed ari 1).	ithmetic (2's co	omplement). It i	ndicates whet	her the result wa	as negative
	1 = Result wa 0 = Result wa	as negative as positive					
bit 3	OV: Overflow	/ bit					
	This bit is use which causes	ed for signed ari the sign bit (bit	thmetic (2's co t 7) to change	omplement). It i state.	ndicates an ov	erflow of the 7-1	oit magnitude,
	1 = Overflow 0 = No overflo	occurred for sig	ned arithmetic	c (in this arithm	etic operation)		
bit 2	Z: Zero bit						
	1 = The resul	t of an arithmet	ic or logic ope	ration is zero			
	0 = The resul	t of an arithmet	ic or logic ope	ration is not zer	O		
bit 1	DC: Digit Car	ry/Digit Borrow	bit ⁽¹⁾				
	For ADDWF, A	ADDLW, SUBLW	and SUBWF ins	structions:	urrod		
	1 = A carry 0 0 = No carry	out from the 4 th	low-order bit of	of the result	ineu		
bit 0	C: Carry/Borr	ow bit ⁽²⁾					
	For ADDWF, A	ADDLW, SUBLW	and SUBWF ins	structions:			
	1 = A carry out from the MSb of the result occurred						
	0 = No carry	out from the MS	Sb of the result	toccurred			
Note 1:	For Digit Borrow, second operand. register.	For Digit Borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the econd operand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source egister.					
2:	For Borrow, the p ond operand. For the source registe	olarity is revers rotate (RRF, R er.	ed. A subtract LF) instruction	ion is executed is, this bit is loa	by adding the ded with eithe	2's complemer r the high or low	t of the sec- -order bit of

7.2.2 TABLE LATCH REGISTER (TABLAT)

The Table Latch (TABLAT) is an 8-bit register mapped into the Special Function Register (SFR) space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

7.2.3 TABLE POINTER REGISTER (TBLPTR)

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR comprises three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation.

Table 7-1 provides these operations. These operations on the TBLPTR only affect the low-order 21 bits.

7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the seven Least Significant bits (LSbs) of the Table Pointer register (TBLPTR<6:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 12 Most Significant bits (MSbs) of the TBLPTR (TBLPTR<21:10>) determine which program memory block of 1024 bytes is written to. For more information, see Section 7.5 "Writing to Flash Program Memory".

When an erase of program memory is executed, the 12 MSbs of the Table Pointer register point to the 1024-byte block that will be erased. The LSbs are ignored.

Figure 7-3 illustrates the relevant boundaries of the TBLPTR based on Flash program memory operations.

TARI E 7-1.	TABLE POINTER OPERATIONS WITH TRUED AND TRUET INSTRUCTIONS
IADLE /-I.	TABLE FUINTER OFERATIONS WITH IBLED AND IBLET INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write



TABLE POINTER BOUNDARIES BASED ON OPERATION



11.3 MASTER PORT MODES

In its Master modes, the PMP module provides an 8-bit data bus, up to 16 bits of address, and all the necessary control signals to operate a variety of external parallel devices, such as memory devices, peripherals and slave microcontrollers. To use the PMP as a master, the module must be enabled (PMPEN = 1) and the mode must be set to one of the two possible Master modes (PMMODEH<1:0> = 10 or 11).

Because there are a number of parallel devices with a variety of control methods, the PMP module is designed to be extremely flexible to accommodate a range of configurations. Some of these features include:

- 8-Bit and 16-Bit Data modes on an 8-bit data bus
- Configurable address/data multiplexing
- · Up to two chip select lines
- Up to 16 selectable address lines
- Address auto-increment and auto-decrement
- · Selectable polarity on all control lines
- Configurable Wait states at different stages of the read/write cycle

11.3.1 PMP AND I/O PIN CONTROL

Multiple control bits are used to configure the presence or absence of control and address signals in the module. These bits are PTBEEN, PTWREN, PTRDEN and PTEN<15:0>. They give the user the ability to conserve pins for other functions and allow flexibility to control the external address. When any one of these bits is set, the associated function is present on its associated pin; when clear, the associated pin reverts to its defined I/O port function.

Setting a PTENx bit will enable the associated pin as an address pin and drive the corresponding data contained in the PMADDR register. Clearing a PTENx bit will force the pin to revert to its original I/O function.

For the pins configured as chip select (PMCS1 or PMCS2) with the corresponding PTENx bit set, the PTEN0 and PTEN1 bits will also control the PMALL and PMALH signals. When multiplexing is used, the associated address latch signals should be enabled.

11.3.2 READ/WRITE-CONTROL

The PMP module supports two distinct read/write signaling methods. In Master Mode 1, read and write strobes are combined into a single control line, PMRD/PMWR. A second control line, PMENB, determines when a read or write action is to be taken. In Master Mode 2, separate read and write strobes (PMRD and PMWR) are supplied on separate pins.

All control signals (PMRD, PMWR, PMBE, PMENB, PMAL and PMCSx) can be individually configured as either positive or negative polarity. Configuration is controlled by separate bits in the PMCONL register. Note that the polarity of control signals that share the same output pin (for example, PMWR and PMENB) are controlled by the same bit; the configuration depends on which Master Port mode is being used.

11.3.3 DATA WIDTH

The PMP supports data widths of both 8 bits and 16 bits. The data width is selected by the MODE16 bit (PMMODEH<2>). Because the data path into and out of the module is only 8 bits wide, 16-bit operations are always handled in a multiplexed fashion, with the Least Significant Byte (LSB) of data being presented first. To differentiate data bytes, the byte enable control strobe, PMBE, is used to signal when the Most Significant Byte (MSB) of data is being presented on the data lines.

11.3.4 ADDRESS MULTIPLEXING

In either of the Master modes (PMMODEH<1:0> = 1x), the user can configure the address bus to be multiplexed together with the data bus. This is accomplished by using the ADRMUX<1:0> bits (PMCONH<4:3>). There are three address multiplexing modes available. Typical pinout configurations for these modes are displayed in Figure 11-9, Figure 11-10 and Figure 11-11.

In Demultiplexed mode (PMCONH<4:3> = 00), data and address information are completely separated. Data bits are presented on PMD<7:0> and address bits are presented on PMADDRH<6:0> and PMADDRL<7:0>.

In Partially Multiplexed mode (PMCONH<4:3> = 01), the lower eight bits of the address are multiplexed with the data pins on PMD<7:0>. The upper eight bits of the address are unaffected and are presented on PMADDRH<6:0>. The PMA0 pin is used as an address latch and presents the Address Latch Low (PMALL) enable strobe. The read and write sequences are extended by a complete CPU cycle during which the address is presented on the PMD<7:0> pins.

In Fully Multiplexed mode (PMCONH<4:3> = 10), the entire 16 bits of the address are multiplexed with the data pins on PMD<7:0>. The PMA0 and PMA1 pins are used to present Address Latch Low (PMALL) enable and Address Latch High (PMALH) enable strobes, respectively. The read and write sequences are extended by two complete CPU cycles. During the first cycle, the lower eight bits of the address are presented on the PMD<7:0> pins with the PMALL strobe active. During the second cycle, the upper eight bits of the address are presented on the PMD<7:0> pins with the PMALH strobe active. In the event the upper address bits are configured as chip select pins, the corresponding address bits are automatically forced to '0'.

13.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on ECCP Special Event Trigger
- Device clock status flag (SOSCRUN)
- · Timer with gated control

Figure 13-1 displays a simplified block diagram of the Timer1 module.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 is controlled through the T1CON Control register (Register 13-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Fosc clock source (TMR1CS<1:0> = 01) should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER (ACCESS FCDh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	RD16	TMR10N
bit 7							bit 0

Legend:						
R = Read	able bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7-6	TMR1CS< 10 = Timer 01 = Timer 00 = Timer	1:0>: Timer1 Clock Source S 1 clock source is the T1OSC 1 clock source is the system 1 clock source is the instruct	elect bits or T1CKI pin clock (Fosc) ⁽¹⁾ ion clock (Fosc/4)			
bit 5-4	T1CKPS <1 11 = 1:8 P 10 = 1:4 P 01 = 1:2 P 00 = 1:1 P	I:0>: Timer1 Input Clock Pres rescale value rescale value rescale value rescale value rescale value	scale Select bits			
bit 3	Dit 3 T1OSCEN: Timer1 Oscillator Source Select bit When TMR1CS<1:0> = 10: 1 = Power up the Timer1 crystal driver and supply the Timer1 clock from the crystal output 0 = Timer1 crystal driver is off, Timer1 clock is from the T1CKI input pin ⁽²⁾ When TMR1CS<1:0> = 0x: 1 = Power up the Timer1 crystal driver 0 = Timer1 crystal driver is off ⁽²⁾					
bit 2	t 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit <u>TMR1CS<1:0> = 10:</u> 1 = Do not synchronize external clock input 0 = Synchronize external clock input <u>TMR1CS<1:0> = 0x:</u> This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 0x.					
bit 1	 RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations 					
bit 0	TMR1ON: 1 = Enable 0 = Stops	Timer1 On bit es Timer1 Timer1				
Note 1:	The Fosc clo	ock source should not be seled	ted if the timer will be used with	the ECCP capture/compare features.		

2: The Timer1 oscillator crystal driver is powered whenever T1OSCEN (T1CON<3>) or T3OSCEN (T3CON<3>) = 1. The circuit is enabled by the logical OR of these two bits. When disabled, the inverter and feedback resistor are disabled to eliminate power drain. The TMR1ON and TMR3ON bits do not have to be enabled to power up the crystal driver.

© 2009-2016 Microchip Technology Inc.

13.5.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS<1:0> (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 4.0** "Low-Power Modes".

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, SOSCRUN (OSCCON2<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source currently being used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the SOSCRUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

13.5.2 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity. This is especially true when the oscillator is configured for extremely Low-Power mode (SOSCSEL<1:0> = 01).

The oscillator circuit, displayed in Figure 13-2, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator (such as the ECCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as displayed in Figure 13-3, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 13-3: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



In the Low Drive Level mode (SOSCSEL<1:0> = 01), it is critical that the RC2 I/O pin signals be kept away from the oscillator circuit. Configuring RC2 as a digital output, and toggling it, can potentially disturb the oscillator circuit, even with relatively good PCB layout. If possible, it is recommended to either leave RC2 unused, or use it as an input pin with a slew rate limited signal source. If RC2 must be used as a digital output, it may be necessary to use the Higher Drive Level Oscillator mode (SOSCSEL<1:0> = 11) with many PCB layouts. Even in the High Drive Level mode, careful layout procedures should still be followed when designing the oscillator circuit.

In addition to dV/dt induced noise considerations, it is also important to ensure that the circuit board is clean. Even a very small amount of conductive soldering flux residue can cause PCB leakage currents which can overwhelm the oscillator circuit.

13.6 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

15.6 Timer3/5 Interrupt

The TMRx register pair (TMRxH:TMRxL) increments from 0000h to FFFFh and overflows to 0000h. The Timerx interrupt, if enabled, is generated on overflow and is latched in the interrupt flag bit, TMRxIF. Table 15-3 gives each module's flag bit.

TABLE 15-3: TIMER3/5 INTERRUPT FLAG BITS

Timer Module	Flag Bit
3	PIR2<1>
5	PIR5<1>

This interrupt can be enabled or disabled by setting or clearing the TMRxIE bit, respectively. Table 15-4 gives each module's enable bit.

TABLE 15-4: TIMER3/5 INTERRUPT ENABLE BITS

Timer Module	Flag Bit
3	PIE2<1>
5	PIE5<2>

15.7 Resetting Timer3/5 Using the ECCP Special Event Trigger

If the ECCP modules are configured to use Timerx and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timerx. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled. (For more information, see **Section 19.3.4 "Special Event Trigger"**.)

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for TimerX.

If Timerx is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timerx coincides with a Special Event Trigger from an ECCP module, the write will take precedence.

Note:	The Special Event Triggers from the					
	ECCPx module will only clear the TMR3					
	register's content, but not set the TMR3IF					
	interrupt flag bit (PIR1<0>).					

Note: The CCP and ECCP modules use Timers 1 through 8 for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 19-2 and Register 18-3.

17.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

The key features of the Real-Time Clock and Calendar (RTCC) module are:

- · Time: hours, minutes and seconds
- · 24-hour format (military time)
- Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- · Leap year correction
- BCD format for compact firmware
- · Optimized for low-power operation
- · User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: external 32.768 kHz clock crystal
- · Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for an extended period with minimum to no intervention from the CPU. The module is optimized for low-power usage in order to provide extended battery life while keeping track of time.

The module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099. Hours are measured in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.



FIGURE 17-1: RTCC BLOCK DIAGRAM

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0		
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set	1	'0' = Bit is cle	eared	x = Bit is unknown			
bit 7		larm Enabla bit							
	1 = Alarmis		a automatical	ly after an alar	m event whenev		- 0000 0000		
	and CHI	ME = 0	eu automatica	ly alter all alari			- 0000 0000		
	0 = Alarm is	disabled							
bit 6	CHIME: Chin	ne Enable bit							
	1 = Chime is	enabled; ARP	T<7:0> bits ar	e allowed to ro	oll over from 00	h to FFh			
	0 = Chime is	s disabled; ARF	PT<7:0> bits st	top once they i	reach 00h				
bit 5-2	AMASK<3:0	>: Alarm Mask	Configuration	bits					
	0000 = Ever	ry half second							
	0001 = Every second								
	0010 = Every 10 seconds								
	0011 = Every minute 0100 = Every 10 minutes								
	0101 = Ever	0101 = Every hour							
	0110 = Onc	e a day							
	0111 = Onc	e a week							
	1000 = Onc	e a month	t when config	urad for Eabru	any 20 th analy	ovoru four voor			
	101x = Reserved – do not use								
	11xx = Res	erved – do not	use						
bit 1-0	ALRMPTR<1	1:0>: Alarm Val	ue Register W	/indow Pointer	bits				
	Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL registers. The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches								
	'00'.				5				
	<u>ALRMVAL<15:8>:</u>								
	00 = ALRMMIN								
	01 = ALRMW								
	11 = Unimple	emented							
		··N>·							
	00 = ALRMS	EC							
	01 = ALRMH	IR							
	10 = ALRMD	AY							
	11 = Unimple	emented							

REGISTER 17-4: ALRMCFG: ALARM CONFIGURATION REGISTER (ACCESS F47h)

20.3.6 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 2, Figure 20-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if it is a normal received byte (interrupts and status bits are appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The CKP is selected by appropriately programming the CKP bit (SSPxCON1<4>). This then, would give waveforms for SPI communication, as illustrated in Figure 20-3, Figure 20-5 and Figure 20-6, where the

Most Significant Byte (MSB) is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/8 (or 2 Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

When using the Timer2 output/2 option, the Period Register 2 (PR2) can be used to determine the SPI bit rate. However, only PR2 values of 0x01 to 0xFF are valid in this mode.

Figure 20-3 illustrates the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.



FIGURE 20-3: SPI MODE WAVEFORM (MASTER MODE)





SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)





23.2.3 USB STATUS REGISTER (USTAT)

The USB Status register reports the transaction status within the SIE. When the SIE issues a USB transfer complete interrupt, USTAT should be read to determine the status of the transfer. USTAT contains the transfer endpoint number, direction and Ping-Pong Buffer Pointer value (if used).

Note:	The data in the USB Status register is
	valid only when the TRNIF interrupt flag is
	asserted.

The USTAT register is actually a read window into a 4-byte status FIFO, maintained by the SIE. It allows the microcontroller to process one transfer while the SIE processes additional endpoints (Figure 23-3). When the SIE completes using a buffer for reading or writing data, it updates the USTAT register. If another USB transfer is performed before a transaction complete interrupt is serviced, the SIE will store the status of the next transfer into the status FIFO.

Clearing the transfer complete flag bit, TRNIF, causes the SIE to advance the FIFO. If the next data in the FIFO holding register is valid, the SIE will reassert the interrupt within 5 TCY of clearing TRNIF. If no additional data is present, TRNIF will remain clear; USTAT data will no longer be reliable.

Note:	If an endpoint request is received while the					e the	
	USTAT	FIFO	is	full,	the	SIE	will
	automati	cally iss	sue a	a NAK	back	to the h	nost.

FIGURE 23-3: USTAT FIFO



REGISTER 23-3: USTAT: USB STATUS REGISTER (ACCESS F64h)

U-0	R-x	R-x	R-x	R-x	R-x	R-x	U-0
_	ENDP3	ENDP2	ENDP1	ENDP0	DIR	PPBI ⁽¹⁾	
bit 7	·	•					bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-3	ENDP<3:0>: Encoded Number of Last Endpoint Activity bits (represents the number of the BDT updated by the last USB transfer) 1111 = Endpoint 15 1110 = Endpoint 14						
bit 2	DIR: Last BD 1 = The last tr 0 = The last tr	DIR: Last BD Direction Indicator bit 1 = The last transaction was an IN token 0 = The last transaction was an OUT or SETUP token					
bit 1 bit 0	 PPBI: Ping-Pong BD Pointer Indicator bit⁽¹⁾ 1 = The last transaction was to the Odd BD bank 0 = The last transaction was to the Even BD bank Unimplemented: Read as '0' 						
Note 1: 7	This bit is only vali	d for endpoints	with available	e Even and Od	d BD registers.		

© 2009-2016 Microchip Technology Inc.

PIC18F47J53





TABLE 31-8: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param. No.	Symbol	Characteristic		Min.	Тур.	Max.	Units	Conditions
D420		HLVD Voltage on VDD	HLVDL<3:0> = 1000	2.33	2.45	2.57	V	
		Transition High-to-Low	HLVDL<3:0> = 1001	2.47	2.60	2.73	V	
			HLVDL<3:0> = 1010	2.66	2.80	2.94	V	
			HLVDL<3:0> = 1011	2.76	2.90	3.05	V	
			HLVDL<3:0> = 1100	2.85	3.00	3.15	V	
			HLVDL<3:0> = 1101	2.97	3.13	3.29	V	
			HLVDL<3:0> = 1110	3.23	3.40	3.57	V	
D421	TIRVST	Time for Internal Reference Voltage to become Stable		_	50	_	μS	
D422	TLVD	High/Low-Voltage Dete	ct Pulse Width	200	—	—	μS	

DS30009964C-page 520





TABLE 31-14: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2	_		μS	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	2.67	4.0	5.53	ms	
32	Tost	Oscillator Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	—	1.0	—	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	—	3 Tcy + 2	μS	(Note 1)
36	TIRVST	Time for Internal Reference Voltage to become Stable	—	20	—	μS	
37	Tlvd	High/Low-Voltage Detect Pulse Width	—	200	—	μS	
38	TCSD	CPU Start-up Time	—	200	—	μS	(Note 2)

Note 1: The maximum TIOZ is the lesser of (3 TCY + 2 μ s) or 700 μ s.

2: MCLR rising edge to code execution, assuming TPWRT (and TOST if applicable) has already expired.

APPENDIX B: MIGRATION FROM PIC18F46J50 TO PIC18F47J53

Code for the devices in the PIC18F46J50 family can be migrated to the PIC18F47J53 without many changes. The differences between the two device families are listed in Table B-1.

TABLE B-1: NOTABLE DIFFERENCES BETWEEN PIC18F47J53 AND PIC18F46J50 FAMILIES

Characteristic	PIC18F47J53 Family	PIC18F46J50 Family		
Max Program Memory	128 Kbytes	64 Kbytes		
Oscillator options	PLL can be enabled at start-up with Config bit option	Requires firmware to set the PLLEN bit at run time		
SOSC Oscillator Options	Low-power oscillator option for SOSC, with run-time switch	Low-power oscillator option for SOSC, only via Configuration bit setting		
T1CKI Clock Input	T1CKI can be used as a clock input without enabling the Timer1 oscillator	No		
INTOSC	Up to 8 MHz	Up to 8 MHz		
Timers	8	5		
ECCP	3	2		
CCP	7	0		
SPI Fosc/8 Master Clock Option	Yes	No		
ADC	13 Channel, 10/12-bit conversion modes with Special Event Trigger option.	13 Channel, 10-bit only		
Peripheral Module Disable Bits	Yes, allowing further power reduction	No		
Band Gap Voltage Reference Output	Yes, enabled on pin RA1 by setting the VBGOE bit (WDTCON<4>)	No		
REPU/RDPU Pull-Up Enable Bits	Moved to TRISE register (avoids read, modify, write issues)	Pull-up bits configured in PORTE register		
Comparators	Three, each with four input-pin selections	Two, each with two input-pin selections		
Increased Output Drive Strength	RA0 through RA5, RDx and REx	No		