

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 2.75V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf27j53-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3.2.5.1 OSCTUNE Register

The internal oscillator's output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 3-1). The tuning sensitivity is constant throughout the tuning range.

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The INTOSC clock will stabilize typically within 1  $\mu$ s. Code execution continues during this shift. There is no indication that the shift has occurred.

The OSCTUNE register also contains the INTSRC bit. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in larger detail in **Section 3.5.1 "Oscillator Control Register"**.

The PLLEN bit, contained in the OSCTUNE register, can be used to enable or disable the internal 96 MHz PLL when running in one of the PLL type oscillator modes (e.g., INTOSCPLL). Oscillator modes that do not contain "PLL" in their name cannot be used with the PLL. In these modes, the PLL is always disabled regardless of the setting of the PLLEN bit.

When configured for one of the PLL enabled modes, setting the PLLEN bit does not immediately switch the device clock to the PLL output. The PLL requires up to electrical parameter,  $t_{rc}$ , to start-up and lock, during which time, the device continues to be clocked. Once the PLL output is ready, the microcontroller core will automatically switch to the PLL derived frequency.

## 3.2.5.2 Internal Oscillator Output Frequency and Drift

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways.

The low-frequency INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC and vice versa.

## 3.2.5.3 Compensating for INTOSC Drift

It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. When using the EUSART, for example, an adjustment may be required when it begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, increment OSCTUNE to increase the clock frequency.

It is also possible to verify device clock speed against a reference clock. Two timers may be used: one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator. Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

Finally, an ECCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is greater than the calculated time, the internal oscillator block is running too fast; to compensate, decrement the OSCTUNE register. If the measured time is less than the calculated time, the internal oscillator block is running too slow; to compensate, increment the OSCTUNE register.

# 6.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped to the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 6.3.3** "**Access Bank**"). Figure 6-10 provides an example of Access Bank remapping in this addressing mode.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any Indirect or Indexed Addressing operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

#### 6.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

## FIGURE 6-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



## 7.4 Erasing Flash Program Memory

The minimum erase block is 512 words or 1024 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 1024 bytes of program memory is erased. The Most Significant 12 bits of the TBLPTR<21:10> point to the block being erased; TBLPTR<9:0> are ignored.

The EECON1 register commands the erase operation. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

## 7.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the WREN and FREE bits (EECON1<2,4>) to enable the erase operation.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit; this will begin the erase cycle.
- The CPU will stall for the duration of the erase for TIE (see parameter D133B).
- 8. Re-enable interrupts.

## EXAMPLE 7-2: ERASING FLASH PROGRAM MEMORY

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; load TBLPTR with the base ; address of the memory block
ERASE_ROW			
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

# 9.0 INTERRUPTS

Devices of the PIC18F47J53 family have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

There are 19 registers, which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3, PIR4, PIR5
- PIE1, PIE2, PIE3, PIE4, PIE5
- IPR1, IPR2, IPR3, IPR4, IPR5

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address, 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine (ISR), the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

**Note:** Do not use the MOVFF instruction to modify any of the Interrupt Control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2IF	P INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
bit 7							bit 0
Legend:							
R = Read	Jable bit	W = Writable	bit	U = Unimpler	mented bit, rea	ıd as '0'	
-n = Value	e at POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	INT2IP: INT2	. External Interr	rupt Priority bit				
	1 = High prio	prity					
	0 = Low prior	rity	i Bristo, Lu				
bit 6	INT1IP: IN FT	External Interr	rupt Priority bit				
	1 = High pho ∩ = Low prio	ority rity					
bit 5		Revternal Inter	runt Enable bit	,			
Dit O	1 = Enables	the INT3 exter	nal interrupt				
	0 = Disables	the INT3 exter	rnal interrupt				
bit 4	INT2IE: INT2	External Inter	rupt Enable bit	•			
	1 = Enables	the INT2 exter	nal interrupt				
	0 = Disables	the INT2 exter	rnal interrupt				
bit 3	INT1IE: INT1	External Interr	rupt Enable bit				
	1 = Enables t	the INT1 extern	nal interrupt				
<b>Lit</b> 0			Tai menupi				
Dit∠	1 - The INT	EXTERNAL INTER		(must be cleare	d in coffware)		
	0 = The INT	3 external inter	rupt did not oc	, must be cicare. :Cur			
bit 1	INT2IF: INT2	External Inter	rupt Flag bit				
~	1 = The INT?	2 external inter	rupt occurred (	(must be cleare	d in software)		
	0 = The INT2	2 external inter	rupt did not oc	cur			
bit 0	INT1IF: INT1	External Interr	rupt Flag bit				
	$1 = \text{The INT}^{1}$	1 external inter	rupt occurred (	(must be cleare	d in software)		
	0 = The IN11	I external inter	rupt did not oce	cur			
Nata	letament flag bits	cot whon					
Note:	enable bit or the	are set when	an interrupt co	nalition occurs,	ould ensure the	the state or its	corresponding
1	are clear prior to	enabling an in	terrupt. This fe	ature allows for	r software polli	ng.	ion opting and

# REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3 (ACCESS FF0h)

## FIGURE 11-9: DEMULTIPLEXED ADDRESSING MODE (SEPARATE READ AND WRITE STROBES WITH CHIP SELECT)



## FIGURE 11-10: PARTIALLY MULTIPLEXED ADDRESSING MODE (SEPARATE READ AND WRITE STROBES WITH CHIP SELECT)



## FIGURE 11-11: FULLY MULTIPLEXED ADDRESSING MODE (SEPARATE READ AND WRITE STROBES WITH CHIP SELECT)

PIC18F	PMD<7:0> PMA<13:8>	
	PMCSx	
	PMALL	
	PMALH	Multiployed
		Data and Address Bus
		Control Lines

#### 13.8.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four different sources. Source selection is controlled by the T1GSSx bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 13-4: TIMER1 GATE SOURCES

T1GSS<1:0>	Timer1 Gate Source						
00	Timer1 Gate Pin						
01	TMR2 matches PR2						
10	Comparator 1 output						
11	Comparator 2 output						

13.8.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

## 13.8.2.2 Timer2 Match Gate Operation

The TMR2 register will increment until it matches the value in the PR2 register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

## 13.8.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 13-5 for timing details.

The T1GVAL bit will indicate when the Toggled mode is active and the timer is counting.

The Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.



## FIGURE 13-5: TIMER1 GATE TOGGLE MODE

# 16.0 TIMER4/6/8 MODULE

The Timer4/6/8 timer modules have the following features:

- Eight-bit Timer register (TMRx)
- Eight-bit Period register (PRx)
- · Readable and writable (all registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match of PRx

Note:	Throughout this section, generic references
	are used for register and bit names that are the
	same – except for an 'x' variable that indicates
	the item's association with the Timer4, Timer6
	or Timer8 module. For example, the control
	register is named TxCON and refers to
	T4CON, T6CON and T8CON.

The Timer4/6/8 modules have a control register shown in Register 16-1. Timer4/6/8 can be shut off by clearing control bit, TMRxON (TxCON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4/6/8 are also controlled by this register. Figure 16-1 is a simplified block diagram of the Timer4/6/8 modules.

## 16.1 Timer4/6/8 Operation

Timer4/6/8 can be used as the PWM time base for the PWM mode of the ECCP modules. The TMRx registers are readable and writable, and are cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, TxCKPS<1:0> (TxCON<1:0>). The match output of TMRx goes through a four-bit postscaler (that gives a

1:1 to 1:16 inclusive scaling) to generate a TMRx interrupt, latched in the flag bit, TMRxIF. Table 16-1 gives each module's flag bit.

TABLE 16-1: TIMER4/6/8 FLAG BITS

Timer Module	Flag Bit
4	PIR3<3>
6	PIR5<3>
8	PIR5<4>

The interrupt can be enabled or disabled by setting or clearing the Timerx Interrupt Enable bit (TMRxIE), shown in Table 16-2.

#### TABLE 16-2: TIMER4/6/8 INTERRUPT ENABLE BITS

Timer Module	Flag Bit
4	PIE3<3>
6	PIE5<3>
8	PIE5<4>

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMRx register
- · A write to the TxCON register
- Any device Reset (Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR))

A TMRx is not cleared when a TxCON is written.

Note: The CCP and ECCP modules use Timers 1 through 8 for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 19-2, Register 18-2 and Register 18-3.

# REGISTER 20-5: SSPxSTAT: MSSPx STATUS REGISTER (I<sup>2</sup>C MODE) (1, ACCESS FC7h; 2, F73h)

R/W-1	R/W-1	R-1	R-1	R-1	R-1	R-1	R-1
SMP	CKE	D/A	P <sup>(1)</sup>	S <sup>(1)</sup>	R/W <sup>(2,3)</sup>	UA	BF
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable b	oit	U = Unimplen	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	SMP: Slew F	Rate Control bit					
	In Master or	Slave mode:				• • • •	
	1 = Slew rat	e control disable	ed for Standar	d Speed mode	(100 kHz and 1	MHz)	
hit C			a ior rign-sp	eeu mode (400	кп <i>2)</i>		
DILO		S Select Dit					
	1 = Enable S	<u>Slave mode.</u> MBus specific ir	nouts				
	0 = Disable S	SMBus specific i	nputs				
bit 5	D/A: Data/Ad	ddress bit					
	In Master mo	ode:					
	Reserved.						
	In Slave mod	<u>le:</u> that the last byt	a received or	transmitted way	e data		
	0 = Indicates	that the last byt	e received or	transmitted was	s address		
bit 4	P: Stop bit <sup>(1)</sup>						
	1 = Indicates	that a Stop bit h	nas been dete	cted last			
hit 2	0 = Stop bit  V		1 1451				
DIL 3	5: Start Dite	that a Start bit k	aa baan data	atad laat			
	1 = Indicates 0 = Start bit v	was not detected	las been dele				
bit 2	R/W: Read/V	Vrite Information	bit <sup>(2,3)</sup>				
	In Slave mod	<u>le:</u>					
	1 = Read						
	0 = Write						
	In Master mo	<u>ode:</u>					
	0 = Transmit	is not in progress	SS				
bit 1	UA: Update	Address bit (10-	Bit Slave mod	e onlv)			
	1 = Indicates	that the user ne	eds to update	e the address in	the SSPxADD	register	
	0 = Address	does not need to	o be updated			0	
bit 0	BF: Buffer Fu	ull Status bit					
	<u>In Transmit n</u>	node:					
	1 = SSPxBU	F is full					
		F is empty					
	1 = SSPxBU	<u>100e:</u> F is full (does no	t include the	ACK and Stop b	nits)		
	0 = SSPxBU	F is empty (does	s not include t	he ACK and Sto	op bits)		
Note 4-	This hit is also	d on Docat ard		io oloorod			
NULE 1: 2.	This bit holds the		witen SSPEN	the last addres	e match This h	nit is only valid	from the
۷.	address match to	the next Start h	bit. Stop bit or	not ACK bit		it is only vallu	

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.



The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

## 21.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-Of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN/J2602 bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

# 21.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering Sleep mode.

## FIGURE 21-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION



## FIGURE 21-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP

0803	iodeciosiosis punununu , Bitactoyý	xterjoslex VAVAVAV		Q:	ka Uru					jogadoda ALALALA Žekked	م فرام طرار
990 B 999			,			· · · · · · · · · · · · · · · · · · ·	······································			;; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	3 13
3066975.1.828	s					· ·			••••••	> > >	4 10 10
BROXEE	s		· · · · · · · · · · · · · · · · · · ·				and and a second second			2 7	4 2
	:33.878	t Oorenaes	Executed 1	Site	zp Sieda II	-2005-00-60-2			50.0325		
86886 - Er	- If the wake- - oeceletor is	up sveni : ready. Thi	requires long s'eccence si	osoitator wa: vouid not éso:	antenija Shanet, Sh nandi kata Sheri jane	ne sulo-cies eserve of O	e of the Vri I classics,	999 (1995 - 1999) 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 19	1.00000	before bis	
Z.	The SUSAP	(† 14999-1996) 1	in idle while t	ine VVUE bit e	s set.						

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VCFG1	VCFG0	CHS3 <sup>(2)</sup>	CHS2 <sup>(2)</sup>	CHS1 <sup>(2)</sup>	CHS0 <sup>(2)</sup>	GO/DONE	ADON
bit 7	·		•		•		bit 0
Legend:			L :1			1 (0)	
R = Reada		vv = vvritable	DI	U = Unimplem	iented dit, read	as U	014/2
-n = value	alPOR	I = DILIS SEL			areu		OWI
bit 7	<b>VCFG1:</b> Volta 1 = VREF- (AN 0 = AVSS <sup>(4)</sup>	ge Reference I2)	Configuration b	bit (VREF- sourc	e)		
bit 6	<b>VCFG0:</b> Volta 1 = VREF+ (Al 0 = AVDD <sup>(4)</sup>	ge Reference N3)	Configuration t	oit (VREF+ sourc	ce)		
bit 5-2	CHS<3:0>: A 0000 = Chani 0001 = Chani 0010 = Chani 0011 = Chani 0100 = Chani 0101 = Chani 0101 = Chani 1000 = Chani 1001 = Chani 1001 = Chani 1001 = Chani 1001 = Chani 1001 = Chani 1101 = Chani 1101 = Chani 1101 = Chani	nalog Channel nel 00 (AN0) nel 01 (AN1) nel 02 (AN2) nel 03 (AN3) nel 04 (AN4) nel 05 (AN5) <sup>(1)</sup> nel 05 (AN5) <sup>(1)</sup> nel 07 (AN7) <sup>(1)</sup> nel 08 (AN8) nel 09 (AN9) nel 10 (AN10) nel 11 (AN11) nel 12 (AN12) orved) DRE bosolute Refere	Select bits <sup>(2)</sup> ence (~1.2V) <sup>(3)</sup>				
bit 1	<b>GO/DONE:</b> A <u>When ADON</u> 1 = A/D conv 0 = A/D is Idl	/D Conversion <u>= 1:</u> ersion is in pro e	Status bit gress				
bit 0	<b>ADON:</b> A/D C 1 = A/D Conv 0 = A/D Conv	on bit erter module is erter module is	enabled disabled				
Note 1: 2: 3:	These channels a Performing a com For best accuracy before performing	re not impleme version on unin , the band gap a conversion o	ented on 28-pir nplemented ch reference circ on this channe	n devices. annels will retu uit should be er I.	rn random valu nabled (ANCO	ues. N1<7> = 1) at le	east 10 ms

# REGISTER 22-1: ADCON0: A/D CONTROL REGISTER 0 (ACCESS FC2h)

4: On 44-pin, QFN devices, AVDD and AVss reference sources are intended to be externally connected to VDD and Vss levels. Other package types tie AVDD and AVss to VDD and Vss internally.

The BDnSTAT byte of the BDT should always be the last byte updated when preparing to arm an endpoint. The SIE will clear the UOWN bit when a transaction has completed.

No hardware mechanism exists to block access when the UOWN bit is set. Thus, unexpected behavior can occur if the microcontroller attempts to modify memory when the SIE owns it. Similarly, reading such memory may produce inaccurate data until the USB peripheral returns ownership to the microcontroller.

## 23.4.1.2 BDnSTAT Register (CPU Mode)

When UOWN = 0, the microcontroller core owns the BD. At this point, the other seven bits of the register take on control functions.

The Data Toggle Sync Enable bit, DTSEN (BDnSTAT<3>), controls data toggle parity checking. Setting DTSEN enables data toggle synchronization by the SIE. When enabled, it checks the data packet's parity against the value of DTS (BDnSTAT<6>). If a packet arrives with an incorrect synchronization, the data will essentially be ignored. It will not be written to the USB RAM and the USB transfer complete interrupt flag will not be set. The SIE will send an ACK token back to the host to Acknowledge receipt, however. The effects of the DTSEN bit on the SIE are summarized in Table 23-1.

The Buffer Stall bit, BSTALL (BDnSTAT<2>), provides support for control transfers, usually one-time stalls on Endpoint 0. It also provides support for the SET\_FEA-TURE/CLEAR\_FEATURE commands specified in Chapter 9 of the USB Specification; typically, continuous STALLs to any endpoint other than the default control endpoint.

The BSTALL bit enables buffer stalls. Setting BSTALL causes the SIE to return a STALL token to the host if a received token would use the BD in that location. The EPSTALL bit in the corresponding UEPn Control register is set and a STALL interrupt is generated when a STALL is issued to the host. The UOWN bit remains set and the BDs are not changed unless a SETUP token is received. In this case, the STALL condition is cleared and the ownership of the BD is returned to the microcontroller core.

The BCx<9:8> bits (BDnSTAT<1:0>) store the two most significant digits of the SIE byte count. The lower 8 digits are stored in the corresponding BDnCNT register. See **Section 23.4.2 "BD Byte Count"** for more information.

OUT Packet	BDnSTAT	Settings	Device Response after Receiving Packet				
from Host	DTSEN	DTSEN DTS Hands		andshake UOWN TRNIF		BDnSTAT and USTAT Status	
DATA0	1	0	ACK	0	1	Updated	
DATA1	1	0	ACK	1	0	Not Updated	
DATA0	1	1	ACK	1	0	Not Updated	
DATA1	1	1	ACK	0	1	Updated	
Either	0	х	ACK	0	1	Updated	
Either, with error	х	х	NAK	1	0	Not Updated	

## TABLE 23-1: EFFECT OF DTSEN BIT ON ODD/EVEN (DATA0/DATA1) PACKET RECEPTION

**Legend:** x = don't care

# 24.0 COMPARATOR MODULE

The analog comparator module contains three comparators that can be independently configured in a variety of ways. The inputs can be selected from the analog inputs and two internal voltage references. The digital outputs are available at the pin level and can also be read through the control register. Multiple output and interrupt event generation is also available. Figure 24-1 provides a generic single comparator from the module.

Key features of the module are:

- Independent comparator control
- Programmable input configuration
- Output to both pin and register levels
- · Programmable output polarity
- Independent interrupt generation for each comparator with configurable interrupt-on-change

# 24.1 Registers

The CMxCON registers (Register 24-1) select the input and output configuration for each comparator, as well as the settings for interrupt generation.

The CMSTAT register (Register 24-2) provides the output results of the comparators. The bits in this register are read-only.

## FIGURE 24-1: COMPARATOR SIMPLIFIED BLOCK DIAGRAM



## 27.9 Registers

There are three control registers for the CTMU:

- CTMUCONH
- CTMUCONL
- CTMUICON

The CTMUCONH and CTMUCONL registers (Register 27-1 and Register 27-2) contain control bits for configuring the CTMU module edge source selection, edge source polarity selection, edge sequencing, A/D trigger, analog circuit capacitor discharge and enables. The CTMUICON register (Register 27-3) has bits for selecting the current source range and current source trim.

## REGISTER 27-1: CTMUCONH: CTMU CONTROL REGISTER HIGH (ACCESS FB3h)

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CTMUEN: CTMU Enable bit
	<ul><li>1 = Module is enabled</li><li>0 = Module is disabled</li></ul>
bit 6	Unimplemented: Read as '0'
bit 5	CTMUSIDL: Stop in Idle Mode bit
	<ul><li>1 = Discontinue module operation when device enters Idle mode</li><li>0 = Continue module operation in Idle mode</li></ul>
bit 4	TGEN: Time Generation Enable bit
	<ul><li>1 = Enables edge delay generation</li><li>0 = Disables edge delay generation</li></ul>
bit 3	EDGEN: Edge Enable bit
	<ul><li>1 = Edges are not blocked</li><li>0 = Edges are blocked</li></ul>
bit 2	EDGSEQEN: Edge Sequence Enable bit
	<ul> <li>1 = Edge 1 event must occur before Edge 2 event can occur</li> <li>0 = No edge sequence is needed</li> </ul>
bit 1	IDISSEN: Analog Current Source Control bit
	<ul><li>1 = Analog current source output is grounded</li><li>0 = Analog current source output is not grounded</li></ul>
bit 0	CTTRIG: CTMU Special Event Trigger bit 1 = CTMU Special Event Trigger is enabled 0 = CTMU Special Event Trigger is disabled

## REGISTER 27-2: CTMUCONL: CTMU CONTROL REGISTER LOW (ACCESS FB2h)

					-	-	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	R/W-x
EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT
bit 7			•		•	•	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	EDG2POL: E	dge 2 Polarity	Select bit				
	1 = Edge 2 is	programmed f	or a positive e	dge response			
	0 = Edge 2 is	programmed f	for a negative	edge response			
bit 6-5	EDG2SEL<1:	:0>: Edge 2 So	urce Select bit	S			
	11 = CTED1	pin					
	10 = CTED2 01 = ECCP1	pin output compare	module				
	00 = Timer1 r	nodule	module				
bit 4	EDG1POL: E	dge 1 Polarity	Select bit				
	1 = Edge 1 p	rogrammed for	a positive edg	je response			
	0 = Edge 1 p	rogrammed for	a negative ed	ge response			
bit 3-2	EDG1SEL<1:	:0>: Edge 1 So	urce Select bit	S			
	11 = CTED1	pin					
	10 = CTED2 01 = FCCP1	pin output compare	emodule				
	00 = Timer1 r	nodule	modulo				
bit 1	EDG2STAT: E	Edge 2 Status b	oit				
	1 = Edge 2 e	vent has occur	red				
	0 = Edge 2 e	vent has not oc	curred				
bit 0	EDG1STAT: E	Edge 1 Status b	pit				
	1 = Edge 1 e	vent has occur	red				
	0 = Edge 1 e	vent has not oc	curred				

# PIC18F47J53

## TABLE 29-1: OPCODE FIELD DESCRIPTIONS (CONTINUED)

Field	Description
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
$\rightarrow$	Assigned to.
< >	Register bit field.
e	In the set of.
italics	User-defined term (font is Courier New).

## FIGURE 29-1: GENERAL FORMAT FOR INSTRUCTIONS



RCA	LL	Relative Ca	all					
Synta	ax:	RCALL n	RCALL n					
Oper	rands:	-1024 ≤ n ≤	1023					
Oper	ration:	$(PC) + 2 \rightarrow TOS,$ $(PC) + 2 + 2n \rightarrow PC$						
Statu	is Affected:	None						
Enco	oding:	1101	1nnn	nnnr	n nnnn			
Desc	ds:	Subroutine from the cu address (P4 stack. Ther number '2n have increr instruction, PC + 2 + 2r 2-cycle inst	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a 2-cycle instruction.					
Cuel	us.	1 2						
QC	cs. Cycle Activity:	<u>^</u>	03	2	04			
	Decode	Read literal 'n' PUSH PC to stack	Proce	, ess \ a	Write to PC			
	No operation	No operation	No operat	ion	No operation			

RES	ET	Reset				
Synta	ax:	RESET				
Oper	ands:	None				
Operation: Reset all registers and flags that are affected by a MCLR Reset.						at are
Statu	s Affected:	All				
Encoding:		0000	0000	1111		1111
Desc	ription:	This instrue	ction prov MCLR Re	/ides a	a way soft	y to ware.
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Start reset	No operat	ion	ор	No eration

Example:

•	Inetri	uction	

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

RESET

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE) After Instruction PC = TOS= Address (Jump) Address (HERE + 2)

# 31.3 DC Characteristics:PIC18F47J53 Family (Industrial) (Continued)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
Param. No.	am. o. Symbol Characteristic		Characteristic Min. Max. U		Units	Conditions	
	Vol	Output Low Voltage					
D080		I/O Ports:					
		PORTA (except RA6), PORTD <sup>(3)</sup> , PORTE <sup>(3)</sup>	—	0.4	V	IoL = 4 mA, VDD = 3.3V, -40°C to +85°C	
		PORTB, PORTC, RA6	—	0.4	V	IOL = 8.5 mA, VDD = 3.3V, -40°C to +85°C	
	Vон	Output High Voltage					
D090		I/O Ports:			V		
		PORTA (except RA6), PORTD <sup>(3)</sup> , PORTE <sup>(3)</sup>	2.4	—	V	IOH = -3 mA, VDD = 3.3V, -40°C to +85°C	
		PORTB, PORTC, RA6	2.4	—	V	Юн = -6 mA, VDD = 3.3V, -40°С to +85°С	
		Capacitive Loading Specs on Output Pins					
D101	Сю	All I/O Pins and OSC2	_	50	pF	To meet the AC Timing Specifications	
D102	Св	SCLx, SDAx	—	400	pF	I <sup>2</sup> C Specification	

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**2:** Negative current is defined as current sourced by the pin.

3: Only available in 44-pin devices.

4: When used as general purpose inputs, the RC4 and RC5 thresholds are referenced to VUSB instead of VDD.

**5:** Refer to Table 10-2 for pin tolerance levels.

# 44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	ILLIMETER	S			
Dimension	Limits	MIN	NOM	MAX		
Number of Leads	N		44			
Lead Pitch	е		0.80 BSC			
Overall Height	A	-	-	1.20		
Standoff	A1	0.05	-	0.15		
Molded Package Thickness	A2	0.95	1.00	1.05		
Overall Width	E	12.00 BSC				
Molded Package Width	E1		10.00 BSC			
Overall Length	D	D 12.00 BSC				
Molded Package Length	D1	10.00 BSC				
Lead Width	b	0.30 0.37 0.45				
Lead Thickness	С	0.09 - 0.20				
Lead Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Foot Angle	θ	0°	3.5°	7°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exact shape of each corner is optional.

Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076C Sheet 2 of 2