



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 2.75V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf47j53-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F26J53 PIC18LF26J53
- PIC18F27J53 PIC18LF27J53
- PIC18F46J53 PIC18LF46J53
- PIC18F47J53 PIC18LF47J53

This family introduces a new line of low-voltage Universal Serial Bus (USB) microcontrollers with the main traditional advantage of all PIC18 microcontrollers, namely, high computational performance and a rich feature set at an extremely competitive price point. These features make the PIC18F47J53 family a logical choice for many high-performance applications, where cost is a primary consideration.

1.1 Core Features

1.1.1 XLP TECHNOLOGY

All of the devices in the PIC18F47J53 family incorporate a range of features that can significantly reduce power consumption during operation. Key features are:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal RC oscillator, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operational requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the users to incorporate power-saving ideas into their application's software design.
- **Deep Sleep:** The 2.5V internal core voltage regulator on F parts can be shutdown to cut power consumption to as low as 15 nA (typical). Certain features can remain operating during Deep Sleep, such as the Real-Time Clock Calendar.
- Ultra Low Power Wake-Up: Waking from Sleep or Deep Sleep modes after a period of time can be done without an oscillator/clock source, saving power for applications requiring periodic activity.

1.1.2 UNIVERSAL SERIAL BUS (USB)

Devices in the PIC18F47J53 family incorporate a fully-featured USB communications module with a built-in transceiver that is compliant with the USB Specification Revision 2.0. The module supports both low-speed and full-speed communication for all supported data transfer types.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F47J53 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of a divide-by-4 clock output.
- An internal oscillator block, which provides an 8 MHz clock and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of six user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of eight clock frequencies. This option frees an oscillator pin for use as an additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier available to the high-speed crystal, and external and internal oscillators, providing a clock speed up to 48 MHz.
- Dual clock operation, allowing the USB module to run from a high-frequency oscillator while the rest of the microcontroller is clocked at a different frequency.

The internal oscillator block provides a stable reference source that gives the PIC18F47J53 family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset (POR), or wake-up from Sleep mode, until the primary clock source is available.

1.1.4 EXPANDED MEMORY

The PIC18F47J53 family provides ample room for application code, from 64 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last in excess of 10000 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 20 years.

The Flash program memory is readable and writable during normal operation. The PIC18F47J53 family also provides plenty of room for dynamic application data with up to 3.8 Kbytes of data RAM.

PIC18F47J53



FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 5-5: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



TADLE 3-2.			NOT ON ALL REOL)	
Register	Applicable Devices		Power-on Reset, Brown-out Reset, Wake From Deep Sleep	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt	
PMCONL	PIC18F2XJ53	PIC18F4XJ53	000- 0000	000- 0000	uuu- uuuu	
PMMODEH	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
PMMODEL	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
PMDOUT2H	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
PMDOUT2L	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
PMDIN2H	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
PMDIN2L	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
PMEH	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
PMEL	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
PMSTATH	PIC18F2XJ53	PIC18F4XJ53	00 0000	00 0000	uu uuuu	
PMSTATL	PIC18F2XJ53	PIC18F4XJ53	10 1111	10 1111	uu uuuu	
CVRCON	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
CCPTMRS0	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
CCPTMRS1	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
CCPTMRS2	PIC18F2XJ53	PIC18F4XJ53	0000 0000	0000 0000	uuuu uuuu	
DSGPR1 ⁽⁶⁾	PIC18F2XJ53	PIC18F4XJ53	սսսս սսսս	uuuu uuuu	uuuu uuuu	
DSGPR0 ⁽⁶⁾	PIC18F2XJ53	PIC18F4XJ53	սսսս սսսս	սսսս սսսս	uuuu uuuu	
DSCONH ⁽⁶⁾	PIC18F2XJ53	PIC18F4XJ53	000	000	uuu	
DSCONL ⁽⁶⁾	PIC18F2XJ53	PIC18F4XJ53	000	000	uuu	
DSWAKEH ⁽⁶⁾	PIC18F2XJ53	PIC18F4XJ53	q	0	u	
DSWAKEL ⁽⁶⁾	PIC18F2XJ53	PIC18F4XJ53	d-dd dd-d	0-00 00-0	u-uu uu-u	
ANCON1	PIC18F2XJ53	PIC18F4XJ53	00-0 0000	uu-u uuuu	uu-u uuuu	
ANCON0	PIC18F2XJ53	PIC18F4XJ53	0000 0000	uuuu uuuu	uuuu uuuu	
ALRMCFG	PIC18F2XJ53	PIC18F4XJ53	0000 0000	uuuu uuuu	uuuu uuuu	
ALRMRPT	PIC18F2XJ53	PIC18F4XJ53	0000 0000	uuuu uuuu	uuuu uuuu	
ALRMVALH	PIC18F2XJ53	PIC18F4XJ53	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ALRMVALL	PIC18F2XJ53	PIC18F4XJ53	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ODCON1	PIC18F2XJ53	PIC18F4XJ53	0000	uuuu	uuuu	
ODCON2	PIC18F2XJ53	PIC18F4XJ53	00	uu	uu	
ODCON3	PIC18F2XJ53	PIC18F4XJ53	00	uu	uu	
RTCCFG	PIC18F2XJ53	PIC18F4XJ53	0-00 0000	u-uu uuuu	u-uu uuuu	
RTCCAL	PIC18F2XJ53	PIC18F4XJ53	0000 0000	uuuu uuuu	uuuu uuuu	

TABLE 5-2:	INITIALIZATION CONDITIONS FOR ALL REGISTERS ((CONTINUED)	
		/	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- **4:** See Table 5-1 for Reset value for specific condition.
- 5: Not implemented for PIC18F2XJ53 devices.
- 6: Not implemented for "LF" devices.

PIC18F47J53

Addr	Eile Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on
				Dit 5	Dit 4	Dit 5	DR 2	Dit I	Bitt	POR, BOR
F7Fh	SPBRGH1	EUSART1 B	aud Rate Gen	erator High B	yte					0000 0000
F7Eh	BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	0100 0-00
F7Dh	SPBRGH2	EUSART2 B	aud Rate Gen	erator High B	yte				i	0000 0000
F7Ch	BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	0100 0-00
F7Bh	TMR3H	Timer3 Regis	ster High Byte							XXXX XXXX
F7Ah	TMR3L	Timer3 Regis	ster Low Byte					1	1	XXXX XXXX
F79h	T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	T3OSCEN	T3SYNC	RD16	TMR3ON	0000 0000
F78h	TMR4	Timer4 Regis	ster							0000 0000
F77h	PR4	Timer4 Perio	d Register	1	1	1		1	1	1111 1111
F76h	T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0000
F75h	SSP2BUF	MSSP2 Rec	eive Buffer/Tra	ansmit Registe	er			-		XXXX XXXX
F74h	SSP2ADD	MSSP2 Add	ress Register	(I ² C Slave Mo	de). MSSP2 E	aud Rate Relo	oad Register (² C Master Mo	de).	
F74h	SSP2MSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	0000 0000
F73h	SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	1111 1111
F72h	SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000
F71h	SSP2CON2	GCEN	ACKSTAT	ACKDT ADMSK5	ACKEN ADMSK4	RCEN ADMSK3	PEN ADMSK2	RSEN ADMSK1	SEN	0000 0000
F70h	CMSTAT	—	—	—	—	—	COUT3	COUT2	COUT1	111
F6Fh	PMADDRH/	—	CS1	Parallel Mast	er Port Addres	ss High Byte				-000 0000
	PMDOUT1H ^W	Parallel Port	Out Data Higl	n Byte (Buffer	1)					0000 0000
F6Eh	PMADDRL/ PMDOUT1L ⁽¹⁾	Parallel Mas Parallel Port	ter Port Addre Out Data Low	ss Low Byte/ Byte (Buffer	1)					0000 0000
F6Dh	PMDIN1H ⁽¹⁾	Parallel Port	In Data High I	Byte (Buffer 1)					0000 0000
F6Ch	PMDIN1L ⁽¹⁾	Parallel Port	In Data Low B	Byte (Buffer 1)						0000 0000
F6Bh	TXADDRL	SPI DMA Tra	ansmit Data P	ointer Low By	te					xxxx xxxx
F6Ah	TXADDRH	_	_	_	_	SPI DMA Tra	nsmit Data Po	ointer High Byte	е	xxxx
F69h	RXADDRL	SPI DMA Re	ceive Data Po	inter Low Byte	e					xxxx xxxx
F68h	RXADDRH	_	_	_	_	SPI DMA Re	ceive Data Po	inter High Byte	9	xxxx
F67h	DMABCL	SPI DMA By	te Count Low	Byte						xxxx xxxx
F66h	DMABCH	_	_	_	_	_	_	SPI DMA Byt Byte	e Count High	xx
F65h	UCON ⁽¹⁾	_	PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND	_	-0x0 000-
F64h	USTAT	_	ENDP3	ENDP2	ENDP1	ENDP0	DIR	PPBI	_	-xxx xxx-
F63h	UEIR	BTSEF	—	_	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	00 0000
F62h	UIR	_	SOFIF	STALLIF	IDLEIF	TRNIF	ACTVIF	UERRIF	URSTIF	-000 0000
F61h	UFRMH	_	_	_	_	—	FRM10	FRM9	FRM8	xxx
F60h	UFRML	FRM7	FRM6	FRM5	FRM4	FRM3	FRM2	FRM1	FRM0	xxxx xxxx
F5Fh	PMCONH ⁽¹⁾	PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN	0-00 0000
F5Eh	PMCONL ⁽¹⁾	CSF1	CSF0	ALP	_	CS1P	BEP	WRSP	RDSP	000- 0000
F5Dh	PMMODEH ⁽¹⁾	BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0	0000 0000
F5Ch	PMMODEL ⁽¹⁾	WAITB1	WAITB0	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1	WAITE0	0000 0000
F5Bh	PMDOUT2H ⁽¹⁾	Parallel Port	Out Data Higi	n Byte (Buffer	2)					0000 0000
F5Ah	PMDOUT2L ⁽¹⁾	Parallel Port	Out Data Low	Byte (Buffer	2)					0000 0000
F59h	PMDIN2H ⁽¹⁾	Parallel Port	In Data High I	Byte (Buffer 2)					0000 0000
F58h	PMDIN2L ⁽¹⁾	Parallel Port	In Data Low E	Byte (Buffer 2)	•					0000 0000
F57h	PMEH ⁽¹⁾	PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8	0000 0000
F56h	PMEL ⁽¹⁾	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000 0000
F55h	PMSTATH ⁽¹⁾	IBF	IBOV	—	_	IB3F	IB2F	IB1F	IB0F	00 0000
F54h	PMSTATL ⁽¹⁾	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	10 1111
									•	

TABLE 6-4: REGISTER FILE SUMMARY (PIC18F47J53 FAMILY) (CONTINUED)

 $\label{eq:Legend: second sec$

Note 1: Implemented only for 44-pin devices (PIC18F46J53, PIC18F47J53, PIC18LF46J53 and PIC18LF47J53).

2: Implemented only for 28-pin devices (PIC18F26J53, PIC18F27J53, PIC18LF26J53 and PIC18LF27J53).

3: Implemented only for devices with 128 Kbyte of program memory (PIC18F27J53, PIC18F47J53, PIC18LF27J53 and PIC18LF47J53).

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INT-CON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (ACCESS F9Eh)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPIF ⁽¹⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:						
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at	n = Value at POR '1' = Bit is set '0' = Bit is cleared					
bit 7	PMPIF: F	Parallel Master Port Read/Wri	ite Interrupt Flag bit ⁽¹⁾			
	1 = A rea 0 = No re	nd or a write operation has tak ad or write has occurred	ken place (must be cleared in	software)		
bit 6	ADIF: A/	D Converter Interrupt Flag bit				
	1 = An A 0 = The	 A/D conversion completed (minimum) A/D conversion is not completed 	ust be cleared in software) ete			
bit 5	RC1IF: E	USART1 Receive Interrupt F	lag bit			
	1 = The 0 = The	EUSART1 receive buffer, RC EUSART1 receive buffer is e	REG1, is full (cleared when R mpty	CREG1 is read)		
bit 4	TX1IF: E	USART1 Transmit Interrupt F	lag bit			
	1 = The 0 = The	EUSART1 transmit buffer, TX EUSART1 transmit buffer is f	KREG1, is empty (cleared whe full	en TXREG1 is written)		
bit 3	SSP1IF:	Master Synchronous Serial F	Port 1 Interrupt Flag bit			
	1 = The 0 = Wait	transmission/reception is con ing to transmit/receive	nplete (must be cleared in sof	tware)		
bit 2	CCP1IF:	ECCP1 Interrupt Flag bit				
	<u>Capture</u> 1 = A TN 0 = No T	<u>mode:</u> /R1/TMR3 register capture o ⁻ MR1/TMR3 register capture	ccurred (must be cleared in so occurred	oftware)		
	<u>Compare</u> 1 = A TN 0 = No T	<u>mode:</u> /R1/TMR3 register compare /MR1/TMR3 register compare	match occurred (must be clea e match occurred	red in software)		
	<u>PWM mc</u> Unused i	<u>ode:</u> n this mode.				
bit 1	TMR2IF:	TMR2 to PR2 Match Interrup	ot Flag bit			
	1 = TMR 0 = No T	2 to PR2 match occurred (mi MR2 to PR2 match occurred	ust be cleared in software)			
bit 0	TMR1IF:	TMR1 Overflow Interrupt Fla	g bit			
	1 = TMR 0 = TMR	1 register overflowed (must k 1 register did not overflow	be cleared in software)			
Note 1: Th	ese bits ar	e unimplemented on 28-pin c	levices.			

10.3 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

	LE 10-5.	
CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	0x3F	; Configure as digital I/O
MOVFF	WREG ADCON1	; pins in this example
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

EXAMPLE 10-3: INITIALIZING PORTB

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn <u>on all</u> the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a POR. The integrated weak pull-ups consist of a semiconductor structure similar to, but somewhat different from, a discrete resistor. On an unloaded I/O pin, the weak pull-ups are intended to provide logic high indication, but will not necessarily pull the pin all the way to VDD levels.

Note:	On a	POR,	the	RB<3:0>	bits	are				
	configured as analog inputs by default and									
	read as '0'; RB<7:4> bits are configured									
	as digit	al inputs	6.							

Four of the PORTB pins (RB<7:4>) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep mode or any of the Idle modes. Application software can clear the interrupt flag by following these steps:

- 1. Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction).
- 2. Wait one instruction cycle (such as executing a NOP instruction).
- 3. Clear flag bit, RBIF.

A mismatch condition continues to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared after one instruction cycle of delay.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

The RB5 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RB5/CCP5/KBI1/SDI1/SDA1/RP8 pin.

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RE0/AN5/	RE0	1	Ι	ST	PORTE<0> data input; disabled when analog input is enabled.
PMRD		0	0	DIG	LATE<0> data output; not affected by analog input.
	AN5 1 I ANA A/D Input Channel 5; default input configur				A/D Input Channel 5; default input configuration on POR.
	PMRD	1	Ι	ST/TTL	Parallel Master Port (io_rd_in).
		0	0	DIG	Parallel Master Port read strobe.
RE1/AN6/	RE1	1	Ι	ST	PORTE<1> data input; disabled when analog input is enabled.
PMWR		0	0	DIG	LATE<1> data output; not affected by analog input.
	AN6	1	Ι	ANA	A/D Input Channel 6; default input configuration on POR.
	PMWR	1	Ι	ST/TTL	Parallel Master Port (io_wr_in).
		0	0	DIG	Parallel Master Port write strobe.
RE2/AN7/	RE2	1	Ι	ST	PORTE<2> data input; disabled when analog input is enabled.
PMCS		0	0	DIG	LATE<2> data output; not affected by an analog input.
	AN7	1	Ι	ANA	A/D Input Channel 7; default input configuration on POR.
	PMCS	0	0	DIG	Parallel Master Port byte enable.
Vss1 Vss2		_	Ρ	_	Ground reference for logic and I/O pins.
AVss1	_	_	Р		Ground reference for analog modules.
VDD1			(
VDD2		_	Р		Positive supply for peripheral digital logic and I/O pins.
VDDCORE/VCAP	VDDCORE	_	Р		Positive supply for microcontroller core logic (regulator disabled).
	VCAP	_	Р		External filter capacitor connection (regulator enabled).
AVDD1			Р		Positivo supply for apples modulos
AVDD2			_		
VUSB	_	_	Р		USB voltage input pin.

TABLE 10-11: PORTE I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level I = Input; O = Output; P = Power

TABLE 10-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTE ⁽¹⁾	—	—	—	_	—	RE2	RE1	RE0
LATE ⁽¹⁾	—	_	—	_	_	LATE2	LATE1	LATE0
TRISE ⁽¹⁾	RDPU	REPU	—	_	—	TRISE2	TRISE1	TRISE0
ANCON0	PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	PCFG5 ⁽¹⁾	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: These registers and/or bits are not available in 28-pin devices (PIC18F26J53, PIC18F27J53, PIC18LF26J53 and PIC18LF26J53).

Note:	bit 7 RDPU: PORTD Pull-up Enable bit
	0 = All PORTD pull-ups are disabled
	1 = PORTD pull-ups are enabled for any input pad
	bit 6 REPU: PORTE Pull-up Enable bit

- 0 = All PORTE pull-ups are disabled
- 1 = PORTE pull-ups are enabled for any input pad

REGISTER 11-3: PMMODEH: PARALLEL PORT MODE REGISTER HIGH BYTE (BANKED F5Dh)⁽¹⁾

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0			
bit 7		•		-			bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	bit 7 BUSY: Busy bit (Master mode only) 1 = Port is busy 0 = Port is not busy									
bit 6-5	 IRQM<1:0>: Interrupt Request Mode bits 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only) 10 = No interrupt generated, processor stall activated 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated 									
bit 4-3	INCM<1:0>:	ncrement Mode	e bits							
	11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<15,13:0> by 1 every read/write cycle 01 = Increment ADDR<15,13:0> by 1 every read/write cycle 00 = No increment or decrement of address									
bit 2	MODE16: 8/1	6-Bit Mode bit								
	1 = 16-bit mo 0 = 8-bit mod	de: Data regist le: Data registe	er is 16 bits; a er is 8 bits; a re	read or write to ad or write to th	the Data regis he Data registe	ter invokes two r invokes one 8	8-bit transfers 3-bit transfer			
bit 1-0	MODE<1:0>:	Parallel Port N	lode Select bit	ts						
	11 = Master M 10 = Master M 01 = Enhance 00 = Legacy F	Aode 1 (PMCS Aode 2 (PMCS ed PSP, control Parallel Slave F	x, PMRD/PMV x, PMRD, PM' signals (PMR Port, control sig	VR, PMENB, Pl WR, PMBE, PM D, PMWR, PM gnals (PMRD, F	MBE, PMA <x:0 IA<x:0> and PI CSx, PMD<7:0 PMWR, PMCS></x:0></x:0 	> and PMD<7: MD<7:0>) > and PMA<1:(< and PMD<7:0	0>) 0>))>)			

Note 1: This register is only available on 44-pin devices.



FIGURE 11-24: WRITE TIMING, 16-BIT MULTIPLEXED DATA, PARTIALLY MULTIPLEXED ADDRESS





FIGURE 11-26: WRITE TIMING, 16-BIT MULTIPLEXED DATA, FULLY MULTIPLEXED 16-BIT ADDRESS

	Q1 Q2 Q3 Q4	Q1	Q2 Q3	Q4	Q1	Q2 Q3	Q4	Q1	Q2 Q3	Q4	Q1	Q2 Q3	Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
PMCS1			1 1 1	1 1 1		1 1 1	1 1 1	1 1 1	, , , ,		I 1			<u> </u>	
PMD<7:0>		Ac	dress<7:	0>	Ad	dress<13	8:8>	X	LSB			MSB)	
PMWR		1	1 1	1 1		1 1	1 1							1	
PMRD		 	1 1 1	 	1 1	1 1 1	1 1 1	1 1	1 1		1 1 1 1			1 1	
PMBE		1	1	I I	1	1	1	<u> </u>	1 1					Y	
PMALH				<u> </u>	1 1	1 1 1	1 1 1		1 1 1		 	I I		1 1	<u> </u>
PMALL				, , ,			<u>\</u>		1	I					
PMPIF		1	1	1 1	:	1 1	1	1 1	1 1	1	1 I 1 I	1	1	:	
BUSY]		1 	1 1 1 1		· • •	1 1 1	1 1 1	, , , ,		<u> </u>	1 1 1 1	 	1 1 1 1	
			•	•			•								

PIC18F47J53



TABLE 13-5:	REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COU	JNTER
-------------	--	-------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF		
PIR1	PMPIF ⁽¹⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF		
PIE1	PMPIE ⁽¹⁾	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE		
IPR1	PMPIP ⁽¹⁾	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP		
TMR1L	Timer1 Regi	Timer1 Register Low Byte								
TMR1H	Timer1 Regi	ster High Byte	9							
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	RD16	TMR10N		
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ T1DONE	T1GVAL	T1GSS1	T1GSS0		
OSCCON2	—	SOSCRUN	—	SOSCDRV	SOSCGO	PRISD	—	—		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: These bits are only available in 44-pin devices.

19.4 PWM (Enhanced Mode)

The Enhanced PWM mode can generate a PWM signal on up to four different output pins with up to 10 bits of resolution. It can do this through four different PWM Output modes:

- Single PWM mode
- Half-Bridge PWM mode
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the PxM bits of the CCPxCON register must be set appropriately.

The PWM outputs are multiplexed with I/O pins and are designated: PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Table 19-1 provides the pin assignments for each Enhanced PWM mode.

Figure 19-3 provides an example of a simplified block diagram of the Enhanced PWM module.

Note: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

FIGURE 19-3: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE EXAMPLE



Note 1: The TRIS register value for each PWM output must be configured appropriately.2: Any pin not used by an Enhanced PWM mode is available for alternate pin functions.

20.5.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

20.5.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

20.5.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Start and Stop bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the Start and Stop bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

20.5.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high, and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF, and reset the I²C port to its Idle state (Figure 20-27).

If a transmit was in progress when the bus collision occurred, the transmission is Halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPx-CON2 register are cleared. When the user services the bus collision Interrupt Service Routine (ISR), and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I²C bus can be taken when the Stop bit is set in the SSPxSTAT register, or the bus is Idle and the Start and Stop bits are cleared.

FIGURE 20-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



© 2009-2016 Microchip Technology Inc.

21.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 21-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. In ABD mode, the internal BRG is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The ABD must receive a byte with the value, 55h (ASCII "U", which is also the LIN/J2602 bus Sync character), in order to calculate the proper bit rate. The measurement is taken over both a low and high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RXx. After eight bits on the RXx pin, or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 21-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRGx and SPBRGHx will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register.

Refer to Table 21-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RXx is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 21-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32
Mater	Duration of A	

Note: During the ABD sequence, SPBRGx and SPBRGHx are both used as a 16-bit counter, independent of the BRG16 setting.

21.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

21.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is displayed in Figure 21-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RCxIE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- 9. If any error occurred, clear the error by clearing enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

21.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.





22.1 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is illustrated in Figure 22-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor, CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω for 10-bit conversions and 1 k Ω for 12-bit conversions. After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	, capa	acitor is disco	nne	ected from	the
	input p	in.				

EQUATION 22-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF

EQUATION 22-2: A/D MINIMUM CHARGING TIME

 $VHOLD = (VREF - (VREF/2048)) \cdot (1 - e^{(-TC/CHOLD(RIC + RSS + RS))})$ or $TC = -(CHOLD)(RIC + RSS + RS) \ln(1/2048)$

EQUATION 22-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ture co	befficient is only required for temperatures > 25°C. Below 25°C, TCOFF = $0 \mu s$.
ТС	=	-(ChOLD)(Ric + Rss + Rs) $\ln(1/2048) \ \mu s$ -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) ln(0.0004883) μs 1.05 μs
TACQ	=	0.2 μs + 1.05 μs + 1.2 μs 2.45 μs

To calculate the minimum acquisition time, Equation 22-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the 10-bit A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 22-3 provides the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 2 \ k\Omega$
Temperature	=	85°C (system max.)

REGISTER 23-2:	UCFG: USB	CONFIGURATION	REGISTER	(BANKED F3	9h)
----------------	-----------	---------------	----------	------------	-----

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
UTEYE	UOEMON		UPUEN ^(1,2)	UTRDIS ^(1,3)	FSEN ⁽¹⁾	PPB1	PPB0		
bit 7		-					bit 0		
Legend:									
R = Reada	ble bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
Dit /		Eye Pattern I	est Enable bit						
	1 = Eye patter0 = Eye patter	ern test is enad ern test is disat	nea						
bit 6		SB OE Monitor	Enable bit						
	$1 = \overline{\text{UOE}}$ sign	nal active, indic	ating intervals	during which t	he D+/D- lines	are driving			
	$0 = \overline{\text{UOE}} \text{ sign}$	nal inactive	·	C		C C			
bit 5	Unimplemen	ted: Read as '	0'						
bit 4	UPUEN: USE	3 On-Chip Pull-	up Enable bit ⁽	1,2)					
	1 = On-chip p	ull-up is enabl	i-up is enabled (pull-up on D+ with FSEN = 1 or D- with FSEN = 0)						
h:1 0		oull-up is disabl		(1.3)					
DIT 3	1 - On obin t		er Disable bit	,.,					
	1 = On-chip ti0 = On-chip ti	ransceiver is a	ctive						
bit 2	FSEN: Full-S	peed Enable b	it(1)						
	1 = Full-spee	d device: contr	ols transceive	r edge rates; re	equires input cle	ock at 48 MHz			
	0 = Low-spee	d device: cont	rols transceive	r edge rates; re	equires input cl	ock at 6 MHz			
bit 1-0	PPB<1:0>: P	ing-Pong Buffe	ers Configuration	on bits					
	11 = Even/Oc	d ping-pong b	uffers are enal	bled for Endpoi	ints 1 to 15				
	01 = Even/Oc	id ping-pong b id ping-pong b	uffer are enab	led for OUT En	points Idpoint 0				
	00 = Even/Oc	d ping-pong b	uffers are disa	bled					
Note 1:	The UPUEN, UTR	DIS and ESEN	bits should ne	ever be change	d while the US	B module is en:	abled. These		
	values must be pre	econfigured pri	or to enabling	the module.					
2:	This bit is only valid	d when the on-	chip transceive	r is active (UTF	RDIS = 0); othe	rwise, it is ignore	ed.		
•									

3: If UTRDIS is set, the $\overline{\text{UOE}}$ signal will be active – independent of the UOEMON bit setting.

23.5.2 USB INTERRUPT ENABLE REGISTER (UIE)

The USB Interrupt Enable (UIE) register (Register 23-8) contains the enable bits for the USB status interrupt sources. Setting any of these bits will enable the respective interrupt source in the UIR register.

The values in this register only affect the propagation of an interrupt condition to the microcontroller's interrupt logic. The flag bits are still set by their interrupt conditions, allowing them to be polled and serviced without actually generating an interrupt.

REGISTER 23-8: UIE: USB INTERRUPT ENABLE REGISTER (BANKED F36h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SOFIE	STALLIE	IDLEIE	TRNIE	ACTVIE	UERRIE	URSTIE
bit 7							bit 0
L							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 6 SOFIE: Start-Of-Frame Token Interrupt Enable bit 1 = Start-Of-Frame token interrupt is enabled 0 = Start-Of-Frame token interrupt is disabled bit 5 STALLIE: STALL Handshake Interrupt Enable bit 1 = STALL interrupt is enabled 0 = STALL interrupt is enabled 0 = STALL interrupt is disabled 0 = STALL interrupt is disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = Idle detect interrupt is enabled 0 = Idle detect interrupt is disabled bit 3 TRNIE: Transaction Complete Interrupt Enable bit 1 = Transaction interrupt is disabled 0 = Transaction interrupt is disabled bit 2 ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is disabled 0 = USB error interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset Interrupt is enabled 0 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled 0 = USB Reset interrupt is disabled	bit 7	Unimplemented: Read as '0'
1 = Start-Of-Frame token interrupt is enabled 0 = Start-Of-Frame token interrupt is disabled bit 5 STALLIE: STALL Handshake Interrupt Enable bit 1 = STALL interrupt is enabled 0 = STALL interrupt is enabled 0 = STALL interrupt is disabled 0 = STALL interrupt is disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = Idle detect interrupt is enabled 0 = Idle detect interrupt is enabled 0 = Idle detect interrupt is enabled 0 = Idle detect interrupt is enabled bit 3 TRNIE: Transaction Complete Interrupt Enable bit 1 = Transaction interrupt is enabled 0 = Transaction interrupt is enabled 0 = Transaction interrupt is disabled 0 = Transaction interrupt is disabled bit 2 ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is disabled 0 = USB reror interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled	bit 6	SOFIE: Start-Of-Frame Token Interrupt Enable bit
bit 5 STALLIE: STALL Handshake Interrupt Enable bit 1 = STALL interrupt is enabled 0 = STALL interrupt is disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = Idle detect interrupt is enabled 0 = Idle detect interrupt is enabled 0 = Idle detect interrupt is enabled 0 = Idle detect interrupt is disabled bit 3 TRNIE: Transaction Complete Interrupt Enable bit 1 = Transaction interrupt is enabled 0 = Transaction interrupt is disabled bit 2 ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled 0 = Bus activity detect interrupt is disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is enabled 0 = USB error interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled		1 = Start-Of-Frame token interrupt is enabled0 = Start-Of-Frame token interrupt is disabled
1 = STALL interrupt is enabled 0 = STALL interrupt is disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = Idle detect interrupt is enabled 0 = Idle detect interrupt is disabled bit 3 TRNIE: Transaction Complete Interrupt Enable bit 1 = Transaction interrupt is enabled 0 = Transaction interrupt is disabled bit 2 ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is disabled 0 = USB reor interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled	bit 5	STALLIE: STALL Handshake Interrupt Enable bit
bit 4IDLEIE: Idle Detect Interrupt Enable bit1 = Idle detect interrupt is enabled 0 = Idle detect interrupt is disabledbit 3TRNIE: Transaction Complete Interrupt Enable bit 1 = Transaction interrupt is enabled 0 = Transaction interrupt is disabledbit 2ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabledbit 1UERRIE: USB Error Interrupt is disabledbit 2UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is disabledbit 1UERRIE: USB Error Interrupt Enable bit 1 = USB Reset Interrupt is disabledbit 0URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled		1 = STALL interrupt is enabled0 = STALL interrupt is disabled
1 = Idle detect interrupt is enabled 0 = Idle detect interrupt is disabledbit 3TRNIE: Transaction Complete Interrupt Enable bit 1 = Transaction interrupt is enabled 0 = Transaction interrupt is disabledbit 2ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabledbit 1UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is enabled 0 = USB Reset Interrupt is disabledbit 0URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled	bit 4	IDLEIE: Idle Detect Interrupt Enable bit
bit 3 TRNIE: Transaction Complete Interrupt Enable bit 1 = Transaction interrupt is enabled 0 = Transaction interrupt is disabled bit 2 ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is enabled 0 = USB error interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled		1 = Idle detect interrupt is enabled0 = Idle detect interrupt is disabled
1 = Transaction interrupt is enabled 0 = Transaction interrupt is disabled bit 2 ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is enabled 0 = USB error interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled 0 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled	bit 3	TRNIE: Transaction Complete Interrupt Enable bit
bit 2 ACTVIE: Bus Activity Detect Interrupt Enable bit 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is enabled 0 = USB error interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt Enable bit 0 = USB Reset interrupt is disabled 0 = USB Reset interrupt is enabled		1 = Transaction interrupt is enabled0 = Transaction interrupt is disabled
1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is enabled 0 = USB error interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled	bit 2	ACTVIE: Bus Activity Detect Interrupt Enable bit
bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB error interrupt is enabled 0 = USB error interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled 0 = USB Reset interrupt is disabled		 1 = Bus activity detect interrupt is enabled 0 = Bus activity detect interrupt is disabled
 1 = USB error interrupt is enabled 0 = USB error interrupt is disabled bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled 	bit 1	UERRIE: USB Error Interrupt Enable bit
bit 0 URSTIE: USB Reset Interrupt Enable bit 1 = USB Reset interrupt is enabled 0 = USB Reset interrupt is disabled		 1 = USB error interrupt is enabled 0 = USB error interrupt is disabled
1 = USB Reset interrupt is enabled0 = USB Reset interrupt is disabled	bit 0	URSTIE: USB Reset Interrupt Enable bit
0 = USB Reset interrupt is disabled		1 = USB Reset interrupt is enabled
		0 = USB Reset interrupt is disabled

23.6.4 USB TRANSCEIVER CURRENT CONSUMPTION

The USB transceiver consumes a variable amount of current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB supply voltage and the actual data patterns moving across the USB cable. Longer cables have larger capacitances and consume more total energy when switching output states.

Data patterns that consist of "IN" traffic consume far more current than "OUT" traffic. IN traffic requires the $PIC^{\textcircled{B}}$ MCU to drive the USB cable, whereas OUT traffic requires that the host drive the USB cable.

The data that is sent across the USB cable is NRZI encoded. In the NRZI encoding scheme, '0' bits cause a toggling of the output state of the transceiver (either from a "J" state to a "K" state or vise versa). With the exception of the effects of bit stuffing, NRZI encoded '1'

bits do not cause the output state of the transceiver to change. Therefore, IN traffic consisting of data bits of value, '0', cause the most current consumption, as the transceiver must charge/discharge the USB cable in order to change states.

More details about NRZI encoding and bit stuffing can be found in the USB 2.0 Specification's Section 7.1, although knowledge of such details is not required to make USB applications using the PIC18F47J53 family of microcontrollers. Among other things, the SIE handles bit stuffing/unstuffing, NRZI encoding/decoding and CRC generation/checking in hardware.

The total transceiver current consumption will be application-specific. However, to help estimate how much current actually may be required in full-speed applications, Equation 23-1 can be used.

See Equation 23-2 to know how this equation can be used for a theoretical application.

EQUATION 23-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION

IXCVR =	(40 mA • VUSB • PZERO • PIN • LCABLE)	+ Іргиттир
	(3.3V • 5m)	IPULLUP

Legend: VUSB – Voltage applied to the VUSB pin in volts (should be 3.0V to 3.6V).

PZERO – Percentage (in decimal) of the IN traffic bits sent by the PIC® MCU that are a value of '0'.

PIN – Percentage (in decimal) of total bus bandwidth that is used for IN traffic.

LCABLE – Length (in meters) of the USB cable. The USB 2.0 Specification requires that full-speed applications use cables no longer than 5m.

IPULLUP – Current which the nominal, 1.5 k Ω pull-up resistor (when enabled) must supply to the USB cable. On the host or hub end of the USB cable, 15 k Ω nominal resistors (14.25 k Ω to 24.8 k Ω) are present which pull both the D+ and D- lines to ground. During bus Idle conditions (such as between packets or during USB Suspend mode), this results in up to 218 μ A of quiescent current drawn at 3.3V.

IPULLUP is also dependant on bus traffic conditions and can be as high as 2.2 mA when the USB bandwidth is fully utilized (either IN or OUT traffic) for data that drives the lines to the "K" state most of the time.

PIC18F47J53

BZ		Branch if Z	Branch if Zero				
Synta	ax:	BZ n					
Operands:		-128 ≤ n ≤ 1	$-128 \le n \le 127$				
Operation:		if Zero bit is (PC) + 2 + 2	if Zero bit is '1', (PC) + 2 + 2n \rightarrow PC				
Statu	s Affected:	None	None				
Enco	ding:	1110	1110 0000 nnnn				
Description:		If the Zero b will branch.	If the Zero bit is '1', then the program will branch.				
		The 2's con added to the incremented instruction, PC + 2 + 2r 2-cycle inst	The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.				
Word	ls:	1	1				
Cycle	es:	1(2)	1(2)				
Q Cycle Activity:							
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No operation	No operation	No operation	No operation			
If No Jump:							
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	No operation			
Example:		HERE	BZ Jump				
Before Instruction PC = address (HERE) After Instruction							
If Zero = 1; PC = address (Jump) If Zero = 0; PC = address (HERE + 2)							

	Subroutine	e Call			
Syntax:	CALL k {,s}				
Operands:	$0 \le k \le 1048575$ s $\in [0,1]$				
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow TOS, \\ k \rightarrow PC < 20:1 >; \\ \text{if } s = 1 \\ (W) \rightarrow WS, \\ (STATUS) \rightarrow STATUSS, \\ (BSR) \rightarrow BSRS \end{array}$				
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈	
(PC+ 4) is pus If 's' = 1, the V registers are a respective sha STATUSS and update occurs 20-bit value 'k' CALL is a 2-cy Words: 2			ushed onto the return stack. W, STATUS and BSR also pushed into their hadow registers, WS, nd BSRS. If 's' = 0, no urs (default). Then, the 'k' is loaded into PC<20:1>. -cycle instruction.		
Cycles:	2				
Q Cycle Activity:					
Q1	Q2	Q3	8	Q4	
Decode	Read literal 'k'<7:0>,	Push P stac	C to Re k 'k Wr	ad literal <19:8>, ite to PC	
No operation	No operation	No operat	ion o	No peration	
Example:	HERE	CALL	THERE,	1	
Before Instruct PC After Instructio PC	tion = address n = address	G (HERE) E)		





TABLE 31-14: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2	_		μS	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	2.67	4.0	5.53	ms	
32	Tost	Oscillator Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	—	1.0	—	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	—	3 Tcy + 2	μS	(Note 1)
36	TIRVST	Time for Internal Reference Voltage to become Stable	—	20	—	μS	
37	Tlvd	High/Low-Voltage Detect Pulse Width	—	200	—	μS	
38	TCSD	CPU Start-up Time	—	200	—	μS	(Note 2)

Note 1: The maximum TIOZ is the lesser of (3 TCY + 2 μ s) or 700 μ s.

2: MCLR rising edge to code execution, assuming TPWRT (and TOST if applicable) has already expired.