

Welcome to [E-XFL.COM](#)

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details

Product Status	Active
Core Processor	e200z7d
Core Size	32-Bit Dual-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, FlexRay, I ² C, LINbus, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	-
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 5.5V
Data Converters	A/D 34x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	473-LFBGA
Supplier Device Package	473-MAPBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5674kff0vms2

- On-chip CAN/UART bootstrap loader
- Capable of operating on a single 3.3 V voltage supply
 - 3.3 V-only modules: I/O, oscillators, flash memory
 - 3.3 V or 5 V modules: ADCs, supply to internal VREG
 - 1.8–3.3 V supply range: DRAM/PDI
- Operating junction temperature range –40 to 150 °C

1.6 Feature details

1.6.1 High-performance e200z7d core processor

- Dual 32-bit Power Architecture® processor core
- Loose or tight core coupling
- Freescale Variable Length Encoding (VLE) enhancements for code size footprint reduction
- Thirty-two 64-bit general-purpose registers (GPRs)
- Memory management unit (MMU) with 64-entry fully-associative translation look-aside buffer (TLB)
- Branch processing unit
- Fully pipelined load/store unit
- 16 KB Instruction and 16 KB Data caches per core with line locking
 - Four way set associative
 - Two 32-bit fetches per clock
 - Eight-entry store buffer
 - Way locking
 - Supports tag and data cache parity
 - Supports EDC for instruction cache
- Vectored interrupt support
- Signal processing engine 2 (SPE2) auxiliary processing unit (APU) operating on 64-bit general purpose registers
- Floating point
 - IEEE® 754 compatible with software wrapper
 - Single precision in hardware; double precision with software library
 - Conversion instructions between single precision floating point and fixed point
- Long cycle time instructions (except for guarded loads) do not increase interrupt latency in the MPC5675K
- To reduce latency, long cycle time instructions are aborted upon interrupt requests
- Extensive system development support through Nexus debug module

1.6.2 Crossbar Switch (XBAR)

- 32-bit address bus, 64-bit data bus
- Simultaneous accesses from different masters to different slaves (there is no clock penalty when a parked master accesses a slave)

1.6.3 Memory Protection Unit (MPU)

Each master (eDMA, FlexRay, CPU) can be assigned different access rights to each region.

1.6.7 External Bus Interface (EBI)

- Available on 473-pin devices
- Data and address options:
 - 16-bit data and address (non-muxed)
 - 32-bit data and address (bus-muxed)
- MPC5561 324 BGA compatibility mode: 16-bit data bus, 24-bit address bus is default ADDR[8:31], but configurable to 26-bit address bus
- Memory controller with support for various memory types
 - Non-burst and burst mode SDR flash and SRAM
 - Asynchronous/legacy flash and SRAM
- Configurable bus speed modes
- Support for 2 MB address space
- Chip select and write/byte enable options as presented in the pin-muxing table in the “Signal Description” chapter of the MPC5675K reference manual
- Configurable wait states (via chip selects)
- Optional automatic CLKOUT gating to save power and reduce EMI

1.6.8 On-chip flash memory

- Up to 2 MB code flash memory with ECC
- 64 KB data flash memory with ECC
- Censorship protection scheme to prevent flash content visibility
- Multiple block sizes to support features such as boot block, operating system block, and EEPROM emulation
- Read-while-write with multiple partitions
- Parallel programming mode to support rapid end-of-line programming
- Hardware programming state machine

1.6.9 Cache memory

- Harvard architecture cache
- 16 KB instruction / 16 KB data
- Four-way set-associative Harvard (instruction and data) 256-bit long cache
 - Two 32-bit fetches per clock
 - Eight-entry store buffer
 - Way locking
 - Supports tag and data cache parity
 - Supports EDC for instruction cache

1.6.10 On-chip internal static RAM (SRAM)

- Up to 512 KB general-purpose SRAM
- ECC performs single-bit correction, double-bit error detection
 - Address included in ECC checkbase

Table 4. 257 MAPBGA pins not populated on package

E5	E6	E7	E8	E9	E10	E11	E12
E13	F5	F13	G5	G13	H5	H13	J5
J13	K5	K13	L5	L13	M5	M13	N5
N6	N7	N8	N9	N10	N11	N12	N13

Table 5. 473 MAPBGA supply pins

Ball number	Ball name	Pad type	Ball number	Ball name	Pad type
V_{DD}					
A3	VDD_HV_IO	VDD_HV	F15	VDD_LV_COR	VDD_LV
A14	VDD_HV_IO	VDD_HV	F16	VDD_LV_COR	VDD_LV
B22	VDD_HV_IO	VDD_HV	F17	VDD_LV_COR	VDD_LV
C1	VDD_HV_IO	VDD_HV	F18	VDD_LV_COR	VDD_LV
D8	VDD_HV_IO	VDD_HV	G6	VDD_LV_COR	VDD_LV
G2	VDD_HV_IO	VDD_HV	G18	VDD_LV_COR	VDD_LV
L20	VDD_HV_IO	VDD_HV	H6	VDD_LV_COR	VDD_LV
M2	VDD_HV_IO	VDD_HV	H18	VDD_LV_COR	VDD_LV
M4	VDD_HV_IO	VDD_HV	J6	VDD_LV_COR	VDD_LV
T4	VDD_HV_IO	VDD_HV	J18	VDD_LV_COR	VDD_LV
V2	VDD_HV_IO	VDD_HV	K6	VDD_LV_COR	VDD_LV
Y13	VDD_HV_IO	VDD_HV	K18	VDD_LV_COR	VDD_LV
Y20	VDD_HV_IO	VDD_HV	L6	VDD_LV_COR	VDD_LV
AB2	VDD_HV_IO	VDD_HV	L18	VDD_LV_COR	VDD_LV
AB22	VDD_HV_IO	VDD_HV	M6	VDD_LV_COR	VDD_LV
AC12	VDD_HV_ADR_0	VDD_HV_A	M18	VDD_LV_COR	VDD_LV
AC15	VDD_HV_ADR_1	VDD_HV_A	N6	VDD_LV_COR	VDD_LV
AC7	VDD_HV_ADR_23	VDD_HV_A	N18	VDD_LV_COR	VDD_LV
AA9	VDD_HV_ADV	VDD_HV_A	P6	VDD_LV_COR	VDD_LV
H22	VDD_HV_DRAM	VDD_HV	P18	VDD_LV_COR	VDD_LV
L23	VDD_HV_DRAM	VDD_HV	R6	VDD_LV_COR	VDD_LV
P23	VDD_HV_DRAM	VDD_HV	R18	VDD_LV_COR	VDD_LV
U22	VDD_HV_DRAM	VDD_HV	T6	VDD_LV_COR	VDD_LV
R20	VDD_HV_DRAM_VREF	VDD_HV	T18	VDD_LV_COR	VDD_LV
H21	VDD_HV_DRAM_VTT	VDD_HV	U6	VDD_LV_COR	VDD_LV
L21	VDD_HV_DRAM_VTT	VDD_HV	U18	VDD_LV_COR	VDD_LV

Ball number	Ball type	Ball name	Alternate I/O	Additional inputs	Analog inputs	Weak pull during reset	Pad type	Power domain
B10	GPIO	fec_RXD[3]	A0: siul_GPIO[214] A1: i2c1_data A2: _ A3: _	I: fec_RXD[3] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B11	GPIO	fec_RX_ER	A0: siul_GPIO[215] A1: _ A2: _ A3: dspi0_CS1	I: fec_RX_ER I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B12	GPIO	fec_RXD[1]	A0: siul_GPIO[212] A1: dspi1_CS1 A2: etimer2_ETC[5] A3: _	I: fec_RXD[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B13	GPIO	fec_TX_ER	A0: siul_GPIO[205] A1: fec_TX_ER A2: dspi2_CS3 A3: _	I: flexpwm1_FAULT[3] I: lin0_RXD I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B14	GPIO	fec_TX_CLK	A0: siul_GPIO[207] A1: flexray_DBG0 A2: etimer2_ETC[4] A3: dspi0_CS4	I: fec_TX_CLK I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B15	GPIO	can0_TXD	A0: siul_GPIO[16] A1: can0_TXD A2: _ A3: sscm_DEBUG[0]	I: _ I: _ I: siul_EIRQ[15]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C2	GPIO	nexus_MDO[15] ¹	A0: siul_GPIO[220] A1: _ A2: npc_wrapper_MDO[15] A3: _	I: can3_RXD I: can2_RXD I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
C5	GPIO	flexray_CB_RX	A0: siul_GPIO[50] A1: _ A2: ctu1_EXT_TGR A3: _	I: flexray_CB_RX I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C6	GPIO	etimer0_ETC[0]	A0: siul_GPIO[0] A1: etimer0_ETC[0] A2: _ A3: _	I: dspi2_SIN I: _ I: siul_EIRQ[0]	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 9. 257 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional inputs	Analog inputs	Weak pull during reset	Pad type	Power domain
G3	GPIO	dspi0 SCK	A0: siul_GPIO[37] A1: dspi0_SCK A2: _ A3: sscm_DEBUG[5]	I: flex pwm0_FAULT[3] I: _ I: siul_EIRQ[23]	—	disabled	GP Slow/ Medium	VDD_HV_IO
G4	GPIO	dspi1 SCK	A0: siul_GPIO[6] A1: dspi1_SCK A2: _ A3: _	I: _ I: _ I: siul_EIRQ[6]	—	disabled	GP Slow/ Medium	VDD_HV_IO
G14	GPIO	pdi DATA[9]	A0: siul_GPIO[140] A1: flex pwm2_X[2] A2: _ A3: _	I: pdi_DATA[9] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
G15	GPIO	pdi DATA[10]	A0: siul_GPIO[141] A1: flex pwm2_X[3] A2: _ A3: _	I: pdi_DATA[10] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
G16	GPIO	pdi DATA[11]	A0: siul_GPIO[142] A1: flex pwm2_X[0] A2: _ A3: _	I: pdi_DATA[11] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
G17	GPIO	pdi FRAME_V	A0: siul_GPIO[130] A1: _ A2: _ A3: _	I: pdi_FRAME_V I: lin2_RXD I: flex pwm2_FAULT[1]	—	disabled	PDI Medium	VDD_HV_PDI
H1	GPIO	nexus MDO[10] ¹	A0: siul_GPIO[109] A1: _ A2: npc_wrapper_MDO[10] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
H3	GPIO	dspi0 CS0	A0: siul_GPIO[36] A1: dspi0_CS0 A2: _ A3: sscm_DEBUG[4]	I: _ I: _ I: siul_EIRQ[22]	—	disabled	GP Slow/ Medium	VDD_HV_IO
H4	GPIO	dspi1 CS0	A0: siul_GPIO[5] A1: dspi1_CS0 A2: _ A3: dspi0_CS7	I: _ I: _ I: siul_EIRQ[5]	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 9. 257 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional inputs	Analog inputs	Weak pull during reset	Pad type	Power domain
H14	GPIO	pdi DATA[12]	A0: siul_GPIO[143] A1: _ A2: _ A3: _	I: pdi_DATA[12] I: lin3_RXD I: flexpwm2_FAULT[3]	—	disabled	PDI Medium	VDD_HV_PDI
H15	GPIO	pdi DATA[13]	A0: siul_GPIO[144] A1: pdi_SENS_SEL[2] A2: ctu1_EXT_TGR A3: _	I: pdi_DATA[13] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
H17	GPIO	flexpwm0 X[0]	A0: siul_GPIO[194] A1: flexpwm0_X[0] A2: ebi_AD28 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
J1	GPIO	nexus MCKO	A0: siul_GPIO[87] A1: _ A2: npc_wrapper_MCKO A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J2	GPIO	nexus MDO[8] ¹	A0: siul_GPIO[111] A1: _ A2: npc_wrapper_MDO[8] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J3	GPIO	dspi2 CS0	A0: siul_GPIO[10] A1: dspi2_CS0 A2: _ A3: can3_TXD	I: _ I: _ I: siul_EIRQ[9]	—	disabled	GP Slow/ Medium	VDD_HV_IO
J4	GPIO	dspi2 CS2	A0: siul_GPIO[42] A1: dspi2_CS2 A2: lin3_RXD A3: can2_RXD	I: flexpwm0_FAULT[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
J14	GPIO	pdi DATA[14]	A0: siul_GPIO[145] A1: pdi_SENS_SEL[1] A2: i2c2_clock A3: _	I: pdi_DATA[14] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
J15	GPIO	pdi DATA[15]	A0: siul_GPIO[146] A1: pdi_SENS_SEL[0] A2: i2c2_data A3: _	I: pdi_DATA[15] I: ctu1_EXT_IN I: _	—	disabled	PDI Medium	VDD_HV_PDI

Ball number	Ball type	Ball name	Alternate I/O	Additional inputs	Analog inputs	Weak pull during reset	Pad type	Power domain
T3	GPIO	dspi2_SOUT	A0: siul_GPIO[12] A1: dspi2_SOUT A2: _ A3: _	I: _ I: _ I: siul_EIRQ[11]	—	disabled	GP Slow/ Medium	VDD_HV_IO
T4	ANA	adc3_AN[0]	—	siul_GPI[229]	AN: adc3_AN[0]	—	Analog	VDD_HV_ADR13
T5	ANA	adc3_AN[3]	—	siul_GPI[232]	AN: adc3_AN[3]	—	Analog	VDD_HV_ADR13
T6	ANA	adc2_AN[2]	—	siul_GPI[223]	AN: adc2_AN[2]	—	Analog	VDD_HV_ADR02
T8	ANA	adc2_adc3_AN[13]	—	siul_GPI[227]	AN: adc2_adc3_AN[13]	—	Analog Shared	VDD_HV_ADR02
T10	ANA	adc0_AN[1]	—	siul_GPI[24] etimer0_ETC[5]	AN: adc0_AN[1]	—	Analog	VDD_HV_ADR02
T11	ANA	adc0_adc1_AN[12]	—	siul_GPI[26]	AN: adc0_adc1_AN[12]	—	Analog Shared	VDD_HV_ADR02
T12	ANA	adc1_AN[0]	—	siul_GPI[29] lin1_RXD	AN: adc1_AN[0]	—	Analog	VDD_HV_ADR13
T13	ANA	adc1_AN[2]	—	siul_GPI[31] siul_EIRQ[20]	AN: adc1_AN[2]	—	Analog	VDD_HV_ADR13
T14	GPIO	lin0_RXD	A0: siul_GPIO[19] A1: _ A2: i2c0_data A3: sscm_DEBUG[3]	I: lin0_RXD I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
E23	GPIO	dramc BA[2]	A0: siul_GPIO[156] A1: dramc_BA[2] A2: ebi_CS0 A3: flexpwm1_B[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
F1	GPIO	nexus MDO[10] ¹	A0: siul_GPIO[109] A1: _ A2: npc_wrapper_MDO[10] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/Fast	VDD_HV_IO
F2	GPIO	nexus MDO[11] ¹	A0: siul_GPIO[108] A1: _ A2: npc_wrapper_MDO[11] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/Fast	VDD_HV_IO
F3	GPIO	nexus MDO[6] ¹	A0: siul_GPIO[113] A1: _ A2: npc_wrapper_MDO[6] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/Fast	VDD_HV_IO
F4	GPIO	nexus MDO[4] ¹	A0: siul_GPIO[115] A1: _ A2: npc_wrapper_MDO[4] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/Fast	VDD_HV_IO
F20	GPIO	dramc RAS	A0: siul_GPIO[151] A1: dramc_RAS A2: ebi_WE_BE_0 A3: flexpwm0_A[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
F21	GPIO	siul GPIO[194]	A0: siul_GPIO[194] A1: flexpwm0_X[0] A2: ebi_AD28 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
F22	GPIO	siul GPIO[148]	A0: siul_GPIO[148] A1: _ A2: ebi_CLKOUT A3: flexpwm0_B[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
F23	GPIO	dramc D[5]	A0: siul_GPIO[179] A1: dramc_D[5] A2: ebi_AD13 A3: ebi_ADD29	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
Y9	GPIO	etimer1 ETC[1]	A0: siul_GPIO[45] A1: etimer1_ETC[1] A2: _ A3: _	I: ctu0_EXT_IN I: flexpwm0_EXT_SYNC I: ctu1_EXT_IN	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y10	GPIO	etimer1 ETC[2]	A0: siul_GPIO[46] A1: etimer1_ETC[2] A2: ctu0_EXT_TGR A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y11	GPIO	etimer1 ETC[3]	A0: siul_GPIO[92] A1: etimer1_ETC[3] A2: _ A3: _	I: ctu1_EXT_IN I: mc_rgm_FAB I: siul_EIRQ[30]	—	pulldown	GP Slow/ Medium	VDD_HV_IO
Y14	ANA	adc0_adc1 AN[11]	—	siul_GPI[25]	AN: adc0_adc1_AN[11]	—	Analog Shared	VDD_HV_ADR0
Y15	GPIO	etimer1 ETC[5]	A0: siul_GPIO[78] A1: etimer1_ETC[5] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[26]	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y16	GPIO	etimer1 ETC[4]	A0: siul_GPIO[93] A1: etimer1_ETC[4] A2: ctu1_EXT_TGR A3: _	I: _ I: _ I: siul_EIRQ[31]	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y17	ANA	adc1 AN[8]	—	siul_GPI[74]	AN: adc1_AN[8]	—	Analog	VDD_HV_ADR1
Y18	ANA	adc1 AN[6]	—	siul_GPI[76]	AN: adc1_AN[6]	—	Analog	VDD_HV_ADR1
Y21	GPIO	dramc ADD[15]	A0: siul_GPIO[173] A1: dramc_ADD[15] A2: ebi_AD7 A3: ebi_ADD23	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM

Table 10. 473 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
AC10	ANA	adc0_AN[1]	—	siul_GPI[24] etimer0_ETC[5]	AN: adc0_AN[1]	—	Analog	VDD_HV_ADR0
AC11	ANA	adc0_AN[3]	—	siul_GPI[34]	AN: adc0_AN[3]	—	Analog	VDD_HV_ADR0
AC14	ANA	adc0_adc1_AN[14]	—	siul_GPI[28]	AN: adc0_adc1_AN[14]	—	Analog Shared	VDD_HV_ADR0
END OF 473 MAPBGA PIN MULTIPLEXING TABLE								

¹ Do not connect pin directly to a power supply or ground.

3 Electrical characteristics

3.1 Introduction

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for this device.

The “Symbol” column of the electrical parameter and timings tables may contain an additional column containing “SR”, “CC”, “P”, “C”, “T”, or “D”.

- “SR” identifies system requirements—conditions that must be provided to ensure normal device operation. An example is the *input* voltage of a voltage regulator.
- “CC” identifies specifications that define normal device operation. Where available, the letters “P”, “C”, “T”, or “D” replace the letter “CC” and apply to these controller characteristics. They specify how each characteristic is guaranteed.
 - P: parameter is guaranteed by production testing of each individual device.
 - C: parameter is guaranteed by design characterization. Measurements are taken from a statistically relevant sample size across process variations.
 - T: parameter is guaranteed by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values are shown in the typical (“typ”) column are within this category.
 - D: parameters are derived mainly from simulations.

3.2 Absolute maximum ratings

Table 11. Absolute maximum ratings¹

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	V _{DD_HV_PMU}	SR Voltage regulator supply voltage	—	-0.3	5.5 ²	V
2	V _{SS_HV_PMU}	SR Voltage regulator supply ground	—	-0.1	0.1	V
3	V _{DD_HV_IO}	SR Input/output supply voltage	—	-0.3	3.6 ^{3,4}	V
4	V _{SS_HV_IO}	SR Input/output supply ground	—	-0.1	0.1	V
5	V _{DD_HV_FLA}	SR Flash supply voltage	—	-0.3	3.6 ^{3,4}	V
6	V _{SS_HV_FLA}	SR Flash supply ground	—	-0.1	0.1	V
7	V _{DD_HV_OSC}	SR Crystal oscillator amplifier supply voltage	—	-0.3	3.6 ^{3,4}	V
8	V _{SS_HV_OSC}	SR Crystal oscillator amplifier supply ground	—	-0.1	0.1	V
9	V _{DD_HV_PDI}	SR PDI interface supply voltage	—	-0.3	3.6 ^{3,4}	V
10	V _{SS_HV_PDI}	SR PDI interface supply ground	—	-0.1	0.1	V
11	V _{DD_HV_DRAM} ⁵	SR DRAM interface supply voltage	—	-0.3	3.6 ^{3,4}	V
12	V _{SS_HV_DRAM}	SR DRAM interface supply ground	—	-0.1	0.1	V
13	V _{DD_HV_ADRx} ⁶	SR ADCx high reference voltage	—	-0.3	6.0	V
14	V _{SS_HV_ADRx}	SR ADCx low reference voltage	—	-0.1	0.1	V
15	V _{DD_HV_ADV}	SR ADC supply voltage	—	-0.3	3.6 ^{3,4}	V
16	V _{SS_HV_ADV}	SR ADC supply ground	—	-0.1	0.1	V
17	V _{DD_LV_COR}	SR Core supply voltage digital logic	—	-0.3	1.32 ⁷	V

Electrical characteristics

Table 11. Absolute maximum ratings¹ (continued)

No.	Symbol	Parameter	Conditions	Min	Max	Unit
18	V _{SS_LV_COR}	SR Core supply voltage ground digital logic	—	-0.1	0.1	V
19	V _{DD_LV_PLL}	SR PLL supply voltage	—	-0.3	1.32	V
20	V _{SS_LV_PLL}	SR PLL reference voltage	—	-0.1	0.1	V
21	T _{V_{DD}}	SR Slope characteristics on all V _{DD} during power up	—	—	25	mV/μs
22	V _{IN}	SR Voltage on any pin with respect to its supply rail V _{DD_HV_xxx}	Relative to V _{DD_HV_xxx}	-0.3	V _{DD_HV_xxx} + 0.3 ⁸	V
23	I _{INJPAD}	SR Injected input current on any pin during overload condition	—	-10	10	mA
24	I _{INJPADA}	SR Injected input current on any analog pin during overload condition	—	-3	3	mA
25	I _{INJSUM}	SR Absolute sum of all injected input currents during overload condition	—	-50	50	mA
26	T _{STG}	SR Storage temperature	—	-55 ⁹	150	°C
27	T _{SDR}	SR Maximum Solder Temperature ¹⁰ Pb-free package SnPb package	—	—	260 245	°C
28	MSL	SR Moisture Sensitivity Level ¹¹	—	—	3	—

¹ Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

² 6.5 V for 10 hours cumulative time, 5.0 V + 10% for time remaining.

³ 5.3 V for 10 hours cumulative over lifetime of device, 3.63 V for time remaining.

⁴ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

⁵ As the V_{DD_HV_DRAM_VREF} supply should always be constrained by the V_{DD_HV_DRAM} supply for example through a voltage divider network per the JEDEC specification, the maximum ratings for the V_{DD_HV_DRAM} supply should be used for the V_{DD_HV_DRAM_VREF} reference as well.

⁶ All V_{DD_HV_ADRx} rails must be operated at the same supply voltage.

⁷ 2.0 V for 10 hours cumulative time, 1.2 V + 10% for time remaining.

⁸ Only when V_{DD_HV_xxx} < 5.2 V.

⁹ If the ambient temperature is at or above the minimum storage temperature and below the recommended minimum operating temperature, power may be applied to the device safely. However, functionality is not guaranteed and a power cycle must be administered if in internal regulation mode or an assertion of RESET_SUP_B must be administered if in external regulation mode once device enters into the recommended operating temperature range.

¹⁰ Solder profile per CDF-AEC-Q100.

¹¹ Moisture sensitivity per JEDEC test method A112.

3.3 Recommended operating conditions

Table 12. Recommended operating conditions¹

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	V _{DD_HV_PMU}	SR Voltage regulator supply voltage	—	3.0	5.5	V

3.4 Thermal characteristics

Table 13. Thermal characteristics for package options¹

No.	Symbol	Parameter	Conditions	Value		Unit
				BGA 257	BGA 473	
1	R _{θJA}	CC	Thermal resistance junction-to-ambient natural convection ²	Single layer board – 1s	≤ 40	≤ 34 °C/W
2	R _{θJA}	CC	Thermal resistance junction-to-ambient natural convection ²	Four layer board – 2s2p	≤ 22	≤ 20 °C/W
3	R _{θJMA}	CC	Thermal resistance junction-to-moving-air ambient ²	@ 200 ft./min., single layer board – 1s	≤ 32	≤ 26 °C/W
4	R _{θJMA}	CC	Thermal resistance junction-to-moving-air ambient ²	@ 200 ft./min., four layer board – 2s2p	≤ 18	≤ 17 °C/W
5	R _{θJB}	CC	Thermal resistance junction-to-board ³	—	≤ 10	≤ 10 °C/W
6	R _{θJC}	CC	Thermal resistance junction-to-case ⁴	—	≤ 6	≤ 6 °C/W
7	Ψ _{JT}	CC	Junction-to-package-top natural convection ⁵	—	≤ 2	≤ 2 °C/W

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization.

² Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

³ Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

⁴ Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

⁵ Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

3.4.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from [Equation 1](#):

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad \text{Eqn. 1}$$

where:

T_A = ambient temperature for the package (°C)

R_{θJA} = junction to ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in [Equation 2](#) as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

- ³ “Loss of Reference Frequency” window is the reference frequency range outside of which the FMPLL is in self clocked mode.
- ⁴ Self clocked mode frequency is the frequency that the FMPLL operates at when the reference frequency falls outside the f_{LOR} window.
- ⁵ f_{VCO} is the frequency at the output of the VCO; its range is 256–512 MHz.
 f_{SCM} is the self-clocked mode frequency (free running frequency); its range is 20–150 MHz.
 $f_{sys} = f_{VCO} \div ODF$
- ⁶ This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this FMPLL, load capacitors should not exceed these limits.
- ⁷ This specification applies to the period required for the FMPLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- ⁸ This value is determined by the crystal manufacturer and board design.
- ⁹ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum $f_{FMPLLOUT}$. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FMPLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.
- ¹⁰ Proper PC board layout procedures must be followed to achieve specifications.
- ¹¹ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).
- ¹² Core operating at 180 MHz.
- ¹³ Modulation depth is attenuated from depth setting when operating at modulation frequencies above 50 kHz.
- ¹⁴ PLL Loop Division Factor (LDF).

3.13 16 MHz RC oscillator electrical characteristics

Table 23. RC oscillator electrical characteristics

No.	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
1	f_{RC}	CC	RC oscillator frequency	25 °C, 1.2 V trimmed	—	16	— MHz
2	Δ_{RCMVAR}	CC	Frequency spread: The variation in output frequency from PTF ¹ across temperature and supply voltage range	—	—	±5	%
3	$\Delta_{IRCTRIM}$	CC	Internal RC oscillator trimming step	$T_A = 25^\circ\text{C}$	—	1.6	— %

¹ PTF = Post Trimming Frequency: The frequency of the output clock after trimming at typical supply voltage and temperature.

3.14 ADC electrical characteristics

The MPC5675K provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

Electrical characteristics

Table 38. PDI pads AC electrical characteristics

No.	Name	Prop. Delay (ns) L → H/H → L ¹		Rise/Fall Edge (ns)		Drive Load (pF)	Drive/Slew Rate Select
		Min	Max	Min	Max		
1	PDI Medium	0.8/0.7 ----- 1.1/1.08	5.5/4.5	1.02/1	—	50	11
			12/8.3	3.5/2.3		200	
			49/22	9.1/6		50	10
			60/31	14/9.2		200	
			102/44	18/12		50	01
			119/53	24/16		200	
			722/302	126/85		50	00
			772/325	136/90		200	
2	PDI Fast	0.8/0.7 ----- 1.1/1.08	10/10	1.1/1.1	—	50	11
			15/15	2.6/2.6		200	
			15/15	2.4/2.4		50	10
			22/22	5/5		200	
			24/24	5/5		50	01
			33/33	8/8		200	
			66/66	16/16		50	00
			84/84	21/21		200	

¹ L → H signifies low-to-high propagation delay and H → L signifies high-to-low propagation delay.

3.19 DRAM pad specifications

This section specifies the electrical characteristics of the DRAM pads. Please refer to the tables in [Section 2.2, Pin descriptions](#), for a cross reference between package pins and pad types.

DRAM pads feature list:

- Driver
 - Configurable to support LPDDR half strength, LPDDR full strength, DDR1, DDR2 half strength, DDR2 full strength, and SDR modes.
 - VDD_HV_DRAM range of
 - 1.8 V nominal
 - 2.5 V nominal
 - 3.3 V nominal
- Receiver
 - Differential or pseudo-differential input buffer in all DRAM pads
 - All inputs are tolerant up to their VDD_HV_DRAM absolute maximum rating
 - Data and strobe pads can be configured to support four signal termination options
 - Infinite/no termination
 - 50 Ω
 - 75 Ω

Electrical characteristics




Figure 14. External reset sequence long, BIST enabled




Figure 15. Functional reset sequence long




Figure 16. Functional reset sequence short

The reset sequences shown in [Figure 15](#) and [Figure 16](#) are triggered by functional reset events. RESET is driven low during these two reset sequences **only if** the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET low for the duration of the internal reset sequence. See the RGM_FBRE register in the *MPC5675K Reference Manual* for more information.

3.21.3 Reset sequence trigger mapping

The following table shows the possible trigger events for the different reset sequences, depending on the VREG mode (external or internal). It specifies the reset sequence start conditions as well as the reset sequence end indications that are the basis for the timing data provided in [Table 52](#).

Table 53. Reset sequence trigger—reset sequence

Reset Sequence Trigger	VREG Mode ¹	Reset Sequence Start Condition	Reset Sequence End Indication	Reset Sequence				
				Destructive Reset Sequence, BIST enabled ²	Destructive Reset Sequence, BIST disabled ²	External Reset Sequence Long, BIST enabled	Functional Reset Sequence Long	Functional Reset Sequence Short
All active internal destructive reset sources (LVDs or internal HVD during power-up and during operation)	I	Section 3.21.4.1, Internal VREG mode	Release of <u>RESET</u> ³	triggers		cannot trigger	cannot trigger	cannot trigger
	E	Section 3.21.4.2, External VREG mode				cannot trigger	cannot trigger	cannot trigger
Assertion of <u>RESET_SUP</u> ⁴	I/E	Section 3.21.4.3, External reset via <u>RESET</u>	Release of <u>RESET</u> ⁹	cannot trigger		triggers ⁶	triggers ⁷	triggers ⁸
All internal functional reset sources configured for long reset	I/E	Sequence starts with internal reset trigger		cannot trigger		cannot trigger	triggers	cannot trigger
All internal functional reset sources configured for short reset	I/E		Release of <u>RESET</u> ⁹	cannot trigger		cannot trigger	cannot trigger	triggers

¹ VREG Mode: I = Internal VREG Mode, E = External VREG Mode.² Whether BIST is executed or not depends on device configuration data stored in the shadow sector of the NVM.³ End of the internal reset sequence (as specified in Table 52) can only be observed by release of RESET if it is not held low externally beyond the end of the internal sequence which would prolong the internal reset PHASE3 until RESET is released externally.⁴ In external VREG mode only.⁵ The assertion of RESET can only trigger a reset sequence if the device was running (RESET released) before. RESET does not gate a *Destructive Reset Sequence, BIST enabled* or a *Destructive Reset Sequence, BIST disabled*. However, it can prolong these sequences if RESET is held low externally beyond the end of the internal sequence (beyond PHASE3).⁶ If RESET is configured for long reset (default) and if BIST is enabled via device configuration data stored in the shadow sector of the NVM.⁷ If RESET is configured for long reset (default) and if BIST is disabled via device configuration data stored in the shadow sector of the NVM.

Table 64. DSPI timing (continued)

No.	Symbol	Parameter	Conditions	Min	Max	Unit
6	t_{DIS}	CC Slave SOUT disable time	\overline{SS} inactive to SOUT High-Z or invalid	—	10	ns
7	t_{PCSC}	CC PCSx to \overline{PCSS} time	—	13	—	ns
8	t_{PASC}	CC \overline{PCSS} to PCSx time	—	13	—	ns
9	t_{SUI}	Data setup time for inputs	Master (MTFE = 0)	20	—	ns
			Slave	2	—	
			Master (MTFE = 1, CPHA = 0)	5	—	
			Master (MTFE = 1, CPHA = 1)	20	—	
10	t_{HI}	Data hold time for inputs	Master (MTFE = 0)	-5	—	ns
			Slave	4	—	
			Master (MTFE = 1, CPHA = 0)	11	—	
			Master (MTFE = 1, CPHA = 1)	-5	—	
11	t_{SUO}	Data valid (after SCK edge)	Master (MTFE = 0)	—	4	ns
			Slave	—	23	
			Master (MTFE = 1, CPHA = 0)	—	11	
			Master (MTFE = 1, CPHA = 1)	—	5	
12	t_{HO}	Data hold time for outputs	Master (MTFE = 0)	-2	—	ns
			Slave	6	—	
			Master (MTFE = 1, CPHA = 0)	6	—	
			Master (MTFE = 1, CPHA = 1)	-2	—	
13	t_{DT}	CC Delay after Transfer (minimum \overline{CS} negation time)	Continuous mode Non-continuous mode ²	62 134	— —	ns

¹ Slave Receive Only Mode can operate at a maximum frequency of 60 MHz. Note that in this mode, the DSPI can receive data on SIN, but no valid data is transmitted on SOUT.

² In non-continuous mode, this value is always $t_{SCK} \times DSPI_CTARn[DT] \times DSPI_CTARn[PDT]$. The minimum permissible value of DT is 2 and the minimum permissible value of PDT is 1. See the DSPI chapter of the *MPC5675K Reference Manual* for more information.




Figure 51. Synchronous input timing




Figure 52. ALE signal timing

Table 73. Revision history (continued)

Revision	Date	Description of Changes
5 (cont.)	6 Dec 2011	<p>In Section 3.19, DRAM pad specifications, added the note “0.7 V overshoot/undershoot can be allowed to occur repeatedly throughout the product expected lifetime and will not cause any long term reliability issue.”</p> <p>In Table 41 (DRAM pads DC electrical specifications ($V_{DD_HV_DRAM} = 3.3\text{ V}$)):</p> <ul style="list-style-type: none"> Updated $V_{DD_HV_DRAM_VTT}$ minimum value to $V_{DD_HV_DRAM_VREF} - 0.05$ (changed “x” to “–”) Updated V_{IL} maximum value to $V_{DD_HV_DRAM_VREF} - 0.2$ (changed “x” to “–”) Removed ODT conditions for V_{OH} and V_{OL}. Updated V_{OL} maximum value to $V_{DD_HV_DRAM_VTT} - 0.8$ (changed “x” to “–”) <p>In Table 44 (DRAM pads DC electrical specifications ($V_{DD_HV_DRAM} = 2.5\text{ V}$)), removed ODT conditions for V_{OH} and V_{OL}.</p> <p>In Table 47 (DRAM pads DC electrical specifications ($V_{DD_HV_DRAM} = 1.8\text{ V}$)):</p> <ul style="list-style-type: none"> Changed the minimum specification for $V_{DD_HV_DRAM}$ (was 1.7 V, is 1.62 V). Removed ODT conditions for V_{OH} and V_{OL}. Updated V_{OH} minimum value to 1.42 V Updated V_{OL} maximum value to 0.28 V <p>Added Section 3.20.2, RESET_SUP_B pin characteristics.</p> <p>Updated Note under Section 3.21.4.2, External VREG mode.</p> <p>Updated Figure 18 (External VREG mode, RESET_SUP rises after $V_{DD_HV_xxx}$ are stable) to add T_{RSTSUP}</p> <p>Added Section 3.22.2.1, Standard interface timing, and revised the specifications in Table 56 (JTAG pin AC electrical characteristics).</p> <p>Added Section 3.22.2.2, Interface timing for Full Cycle mode.</p> <p>Replaced the contents of Section 3.22.3, Nexus timing, with the following:</p> <ul style="list-style-type: none"> Table 58 (Nexus debug port timing Div mode = 2) and Figure 29 (Nexus SDR (Even divisor) timing) Table 59 (Nexus debug port timing Divide by 3 SDR mode) and Figure 30 (Nexus SDR output timing for DIV=3) Table 60 (Nexus debug port timing DIVIDE by 4 DDR mode) and Figure 31 (Nexus DDR mode timing) <p>In Section 5, Orderable parts, updated the orderable part numbers.</p> <p>Updated the entry for Rev. 4 in this revision history.</p>