

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	e200z7d
Core Size	32-Bit Dual-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	-
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 5.5V
Data Converters	A/D 34x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	473-LFBGA
Supplier Device Package	473-MAPBGA (19x19)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5675kff0mms2r">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5675kff0mms2r</a>

**Table 1. MPC5675K family device comparison (continued)**

Features		MPC5673K	MPC5674K	MPC5675K
Modules (cont.)	External Bus Interface (EBI)	1 module <sup>5</sup> 16-bit Data + Address or 32-bit Data with Address bus muxed <sup>8</sup>		
	Fast Ethernet Controller (FEC)	1 module		
	Fault Collection and Control Unit (FCCU)	1 module		
	FlexCAN	4 modules (32 message buffers each)		
	FlexPWM	3 modules (each 4 x 3 channels)		
	FlexRay	Optional		Yes
	I <sup>2</sup> C	2 modules <sup>6</sup>	3 modules	
	Interrupt Controller (INTC)	Yes (SoR)		
	LINFlex	3 modules <sup>7</sup>	4 modules	
	Parallel Data Interface (PDI)	1 module <sup>8</sup>		
	Periodic Interrupt Timer (PIT)	1 module, 4 channels		
	Software Watchdog Timer (SWT)	Yes (SoR)		
	System Timer Module (STM)	Yes (SoR)		
Clocking	Temperature sensor	1 module		
	Wakeup Unit (WKPU)	Yes		
	Crossbar switch (XBAR)	3 modules, 2 are user-configurable		
	Clock monitor unit (CMU)	3 modules		
Supply	Frequency-modulated phase-locked loop (FMPLL)	2 modules (system and auxiliary)		
	IRCOSC – 16 MHz	1		
	XOSC 4–40 MHz	1		
	Power management unit (PMU)	Yes		
Debug	1.2 V low-voltage detector (LVD12)	1		
	1.2 V high-voltage detector (HVD12)	1		
	2.7 V low-voltage detector (LVD27)	4		
	Nexus	Class 3+ (for cores and SRAM ports)		

## 1.6.7 External Bus Interface (EBI)

- Available on 473-pin devices
- Data and address options:
  - 16-bit data and address (non-muxed)
  - 32-bit data and address (bus-muxed)
- MPC5561 324 BGA compatibility mode: 16-bit data bus, 24-bit address bus is default ADDR[8:31], but configurable to 26-bit address bus
- Memory controller with support for various memory types
  - Non-burst and burst mode SDR flash and SRAM
  - Asynchronous/legacy flash and SRAM
- Configurable bus speed modes
- Support for 2 MB address space
- Chip select and write/byte enable options as presented in the pin-muxing table in the “Signal Description” chapter of the MPC5675K reference manual
- Configurable wait states (via chip selects)
- Optional automatic CLKOUT gating to save power and reduce EMI

## 1.6.8 On-chip flash memory

- Up to 2 MB code flash memory with ECC
- 64 KB data flash memory with ECC
- Censorship protection scheme to prevent flash content visibility
- Multiple block sizes to support features such as boot block, operating system block, and EEPROM emulation
- Read-while-write with multiple partitions
- Parallel programming mode to support rapid end-of-line programming
- Hardware programming state machine

## 1.6.9 Cache memory

- Harvard architecture cache
- 16 KB instruction / 16 KB data
- Four-way set-associative Harvard (instruction and data) 256-bit long cache
  - Two 32-bit fetches per clock
  - Eight-entry store buffer
  - Way locking
  - Supports tag and data cache parity
  - Supports EDC for instruction cache

## 1.6.10 On-chip internal static RAM (SRAM)

- Up to 512 KB general-purpose SRAM
- ECC performs single-bit correction, double-bit error detection
  - Address included in ECC checkbase

- Modified SPI mode for interfacing to peripherals with longer setup time requirements
- Support for up to 60 Mbit/s in slave only Rx mode

## 1.6.15 Serial Communication Interface Module (LINFlex)

The LINFlex on this device features the following:

- Supports LIN Master mode, LIN Slave mode, and UART mode
- LIN state machine compliant to LIN1.3, 2.0, and 2.1 specifications
- Manages LIN frame transmission and reception without CPU intervention
- LIN features
  - Autonomous LIN frame handling
  - Message buffer to store as many as 8 data bytes
  - Supports messages as long as 64 bytes
  - Detection and flagging of LIN errors (Sync field, delimiter, ID parity, bit framing, checksum and timeout errors)
  - Classic or extended checksum calculation
  - Configurable break duration of up to 36-bit times
  - Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
  - Diagnostic features (loop back, LIN bus stuck dominant detection)
  - Interrupt-driven operation with 16 interrupt sources
- LIN slave mode features
  - Autonomous LIN header handling
  - Autonomous LIN response handling
- UART mode
  - Full-duplex operation
  - Standard non return-to-zero (NRZ) mark/space format
  - Data buffers with 4-byte receive, 4-byte transmit
  - Configurable word length (8-bit, 9-bit, or 16-bit words)
  - Configurable parity scheme: none, odd, even, always 0
  - Speed as fast as 2 Mbit/s
  - Error detection and flagging (parity, noise, and framing errors)
  - Interrupt-driven operation with four interrupt sources
  - Separate transmitter and receiver CPU interrupt sources
  - 16-bit programmable baud-rate modulus counter and 16-bit fractional
  - Two receiver wake-up methods
- Support for DMA-enabled transfers

## 1.6.16 FlexCAN

- Thirty-two message buffers each
- Full implementation of the CAN protocol specification, Version 2.0B
- Programmable acceptance filters
- Individual Rx filtering per message buffer
- Short latency time for high priority transmit messages
- Arbitration scheme according to message ID or message buffer number
- Listen-only mode capabilities
- Programmable clock source: system clock or oscillator clock

N	flex pwm0 A[0]	VSS_ HV_IO	flex pwm0 X[1]	flex pwm0 B[2]	VDD_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	
P	flex pwm0 B[0]	flex pwm0 B[1]	flex pwm0 A[2]	flex pwm0 A[3]	VDD_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	
R	flex pwm0 X[2]	flex pwm0 X[3]	flex pwm0 A[1]	VSS_ HV_IO	VDD_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	
T	flex pwm0 B[3]	flex pwm1 A[0]	flex pwm1 A[1]	VDD_ HV_IO	VDD_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	
U	flex pwm1 B[0]	flex pwm1 B[1]	flex pwm1 A[2]	ds pi2 SCK	VDD_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	VSS_ LV_COR	
V	VDD_ HV_OSC	VDD_ HV_IO	flex pwm1 B[2]	ds pi1 CS2	VDD_ LV_COR	VDD_ LV_COR	VDD_ LV_COR	VDD_ LV_COR	VDD_ LV_COR	VDD_ LV_COR	VDD_ LV_COR	
W	XTALIN	VSS_ HV_IO	ds pi0 CS3	VSS_ LV_PLL								
Y	VSS_ HV_OSC	RESET	ds pi0 CS2	VDD_ LV_PLL	flex pwm1 X[0]	adc3 AN[0]	adc2_adc3 AN[11]	adc2_adc3 AN[14]	etimer1 ETC[1]	etimer1 ETC[2]	etimer1 ETC[3]	VSS_ HV_IO
AA	XTALOUT	FCCU_ F[0]	VSS_ HV_IO	ds pi1 CS3	flex pwm1 X[1]	adc3 AN[1]	adc2_adc3 AN[12]	adc2 AN[0]	VDD_ HV_ADV	VSS_ HV_ADV	adc0 AN[2]	adc0 AN[5]
AB	VSS_ HV_IO	VDD_ HV_IO	ds pi2 SOUT	flex pwm1 X[2]	flex pwm1 X[3]	adc3 AN[2]	adc2_adc3 AN[13]	adc2 AN[1]	adc2 AN[2]	adc0 AN[0]	adc0 AN[4]	adc0 AN[6]
AC	VSS_ HV_IO	VSS_ HV_IO	ds pi2 SIN	flex pwm1 A[3]	flex pwm1 B[3]	adc3 AN[3]	VDD_HV_ ADR_23	VSS_HV_ ADR_23	adc2 AN[3]	adc0 AN[1]	adc0 AN[3]	VDD_ HV_ADR_0

Figure 4. MPC5675K 473 MAPBGA pinout (southwest, viewed from above)

13	14	15	16	17	18	19	20	21	22	23	
fec TXD[3]	VDD_ HV_IO	pdi DATA[3]	pdi DATA[1]	pdi CLOCK	pdi DATA[7]	pdi DATA[10]	pdi DATA[13]	pdi DATA[15]	VSS_ HV_IO	VSS_ HV_IO	A
fec TX_ER	VSS_ HV_IO	pdi DATA[6]	pdi DATA[4]	pdi DATA[0]	pdi LINE_V	pdi DATA[9]	pdi DATA[14]	can0 TXD	VDD_ HV_IO	VSS_ HV_IO	B
fec RX_CLK	fec RXD[1]	fec COL	pdi DATA[5]	pdi DATA[2]	pdi DATA[8]	pdi DATA[12]	can0 RXD	VSS_ HV_PDI	siul GPIO[197]	dramc CAS	C
VDD_ HV_FLA	fec RXD[2]	fec MDC	VDD_ HV_PDI	VSS_ HV_PDI	pdi DATA[11]	pdi FRAME_V	VDD_ HV_PDI	dramc BA[1]	siul GPIO[195]	dramc BA[0]	D
							mc_cgl clk_out	siul GPIO[149]	dramc CS0	dramc BA[2]	E
							dramc RAS	siul GPIO[194]	siul GPIO[148]	dramc D[5]	F
							siul GPIO[196]	dramc DQS[0]	dramc DM[0]	dramc D[7]	G
							dramc D[2]	VDD_HV_ DRAM_VTT	VDD_HV_ DRAM	VSS_HV_ DRAM	H
							dramc D[0]	dramc D[1]	dramc D[3]	dramc D[6]	J
							VSS_ HV_IO	dramc D[4]	dramc D[8]	dramc D[9]	K
							VDD_ HV_IO	VDD_HV_ DRAM_VTT	VSS_HV_ DRAM	VDD_HV_ DRAM	L
							dramc ODT	dramc WEB	dramc D[11]	dramc D[10]	M

Figure 5. MPC5675K 473 MAPBGA pinout (northeast, viewed from above)

Package pinouts and signal descriptions

**Table 5. 473 MAPBGA supply pins (continued)**

Ball number	Ball name	Pad type	Ball number	Ball name	Pad type
D13	VDD_HV_FLA	VDD_HV	V6	VDD_LV_COR	VDD_LV
V1	VDD_HV_OSC	VDD_HV	V7	VDD_LV_COR	VDD_LV
D16	VDD_HV_PDI	VDD_HV	V8	VDD_LV_COR	VDD_LV
D20	VDD_HV_PDI	VDD_HV	V9	VDD_LV_COR	VDD_LV
AC17	VDD_HV_PMU	VDD_HV	V10	VDD_LV_COR	VDD_LV
F6	VDD_LV_COR	VDD_LV	V11	VDD_LV_COR	VDD_LV
F7	VDD_LV_COR	VDD_LV	V12	VDD_LV_COR	VDD_LV
F8	VDD_LV_COR	VDD_LV	V13	VDD_LV_COR	VDD_LV
F9	VDD_LV_COR	VDD_LV	V14	VDD_LV_COR	VDD_LV
F10	VDD_LV_COR	VDD_LV	V15	VDD_LV_COR	VDD_LV
F11	VDD_LV_COR	VDD_LV	V16	VDD_LV_COR	VDD_LV
F12	VDD_LV_COR	VDD_LV	V17	VDD_LV_COR	VDD_LV
F13	VDD_LV_COR	VDD_LV	V18	VDD_LV_COR	VDD_LV
F14	VDD_LV_COR	VDD_LV	Y4	VDD_LV_PLL	VDD_LV
<b>V<sub>SS</sub></b>					
A2	VSS_HV_IO	VSS_HV	L7	VSS_LV_COR	VSS_LV
A22	VSS_HV_IO	VSS_HV	L8	VSS_LV_COR	VSS_LV
A23	VSS_HV_IO	VSS_HV	L9	VSS_LV_COR	VSS_LV
B1	VSS_HV_IO	VSS_HV	L10	VSS_LV_COR	VSS_LV
B2	VSS_HV_IO	VSS_HV	L11	VSS_LV_COR	VSS_LV
B14	VSS_HV_IO	VSS_HV	L12	VSS_LV_COR	VSS_LV
B23	VSS_HV_IO	VSS_HV	L13	VSS_LV_COR	VSS_LV
C3	VSS_HV_IO	VSS_HV	L14	VSS_LV_COR	VSS_LV
D9	VSS_HV_IO	VSS_HV	L15	VSS_LV_COR	VSS_LV
D11	VSS_HV_IO	VSS_HV	L16	VSS_LV_COR	VSS_LV
H2	VSS_HV_IO	VSS_HV	L17	VSS_LV_COR	VSS_LV
K20	VSS_HV_IO	VSS_HV	M7	VSS_LV_COR	VSS_LV
L4	VSS_HV_IO	VSS_HV	M8	VSS_LV_COR	VSS_LV
N2	VSS_HV_IO	VSS_HV	M9	VSS_LV_COR	VSS_LV
A1	VSS_HV_IO	VSS_HV	M10	VSS_LV_COR	VSS_LV
R4	VSS_HV_IO	VSS_HV	M11	VSS_LV_COR	VSS_LV
W2	VSS_HV_IO	VSS_HV	M12	VSS_LV_COR	VSS_LV
Y12	VSS_HV_IO	VSS_HV	M13	VSS_LV_COR	VSS_LV
AA3	VSS_HV_IO	VSS_HV	M14	VSS_LV_COR	VSS_LV

Ball number	Ball type	Ball name	Alternate I/O	Additional inputs	Analog inputs	Weak pull during reset	Pad type	Power domain
P6	GPIO	etimer1 ETC[2]	A0: siul_GPIO[46] A1: etimer1_ETC[2] A2: ctu0_EXT_TGR A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
P7	ANA	adc0 AN[0]	—	siul_GPI[23]  lin0_RXD	AN: adc0_AN[0]	—	Analog	VDD_HV_ADR02
P8	GPIO	etimer1 ETC[3]	A0: siul_GPIO[92] A1: etimer1_ETC[3] A2: _ A3: _	I: ctu1_EXT_IN I: mc_rgm_FAB I: siul_EIRQ[30]	—	pulldown	GP Slow/ Medium	VDD_HV_IO
P11	ANA	adc0_adc1 AN[14]	—	siul_GPI[28]	AN: adc0_adc1_AN[14]	—	Analog Shared	VDD_HV_ADR02
P12	GPIO	etimer1 ETC[4]	A0: siul_GPIO[93] A1: etimer1_ETC[4] A2: ctu1_EXT_TGR A3: _	I: _ I: _ I: siul_EIRQ[31]	—	disabled	GP Slow/ Medium	VDD_HV_IO
P13	GPIO	etimer1 ETC[5]	A0: siul_GPIO[78] A1: etimer1_ETC[5] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[26]	—	disabled	GP Slow/ Medium	VDD_HV_IO
P15	GPIO	flex pwm0 A[3]	A0: siul_GPIO[153] A1: dramc_WEB A2: ebi_WE_BE_2 A3: flex pwm0_A[3]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
P16	GPIO	flex pwm0 A[0]	A0: siul_GPIO[147] A1: dramc_CKE A2: ebi_OE A3: flex pwm0_A[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
P17	GPIO	flex pwm1 B[1]	A0: siul_GPIO[163] A1: dramc_ADD[5] A2: ebi_ADD13 A3: flex pwm1_B[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO

Table 10. 473 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
C14	GPIO	fec RXD[1]	A0: siul_GPIO[212] A1: dspi1_CS1 A2: etimer2_ETC[5] A3: _	I: fec_RXD[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C15	GPIO	fec COL	A0: siul_GPIO[206] A1: fec_COL A2: _ A3: lin1_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C16	GPIO	pdi DATA[5]	A0: siul_GPIO[136] A1: flex pwm2_A[0] A2: _ A3: etimer1_ETC[0]	I: pdi_DATA[5] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C17	GPIO	pdi DATA[2]	A0: siul_GPIO[133] A1: flex pwm2_A[1] A2: _ A3: etimer1_ETC[2]	I: pdi_DATA[2] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C18	GPIO	pdi DATA[8]	A0: siul_GPIO[139] A1: flex pwm2_A[3] A2: _ A3: _	I: pdi_DATA[8] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C19	GPIO	pdi DATA[12]	A0: siul_GPIO[143] A1: _ A2: _ A3: _	I: pdi_DATA[12] I: lin3_RXD I: flex pwm2_FAULT[3]	—	disabled	PDI Medium	VDD_HV_PDI
C20	GPIO	can0 RXD	A0: siul_GPIO[17] A1: _ A2: _ A3: sscm_DEBUG[1]	I: can0_RXD I: can1_RXD I: siul_EIRQ[16]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C22	GPIO	siul GPIO[197]	A0: siul_GPIO[197] A1: flex pwm0_X[3] A2: ebi_AD31 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
C23	GPIO	dramc CAS	A0: siul_GPIO[152] A1: dramc_CAS A2: ebi_WE_BE_1 A3: flex pwm0_B[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM

Table 10. 473 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
D19	GPIO	pdi FRAME_V	A0: siul_GPIO[130] A1: _ A2: _ A3: _	I: pdi_FRAME_V I: lin2_RXD I: flex pwm2_FAULT[1]	—	disabled	PDI Medium	VDD_HV_PDI
D21	GPIO	dramc BA[1]	A0: siul_GPIO[155] A1: dramc_BA[1] A2: ebi_BDIP A3: flex pwm1_A[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
D22	GPIO	siul GPIO[195]	A0: siul_GPIO[195] A1: flex pwm0_X[1] A2: ebi_AD29 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
D23	GPIO	dramc BA[0]	A0: siul_GPIO[154] A1: dramc_BA[0] A2: ebi_WE_BE_3 A3: flex pwm0_B[3]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
E2	GPIO	nexus MDO[2] <sup>1</sup>	A0: siul_GPIO[85] A1: _ A2: npc_wrapper_MDO[2] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
E3	GPIO	flexray CA_RX	A0: siul_GPIO[49] A1: _ A2: ctu0_EXT_TGR A3: _	I: flexray_CA_RX I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
E20	GPIO	mc_cgl clk_out	A0: siul_GPIO[233] A1: mc_cgl_clk_out A2: etimer2_ETC[5] A3: _	I: _ I: _ I: _	—	disabled	PDI Fast	VDD_HV_PDI
E21	GPIO	siul GPIO[149]	A0: siul_GPIO[149] A1: _ A2: ebi_RD_WR A3: flex pwm0_A[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
E22	GPIO	dramc CS0	A0: siul_GPIO[150] A1: dramc_CS0 A2: ebi_TS A3: flex pwm0_B[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM

Table 10. 473 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
AA14	ANA	adc0_adc1 AN[12]	—	siul_GPI[26]	AN: adc0_adc1_AN[12]	—	Analog Shared	VDD_HV_ADR0
AA15	ANA	adc1 AN[0]	—	siul_GPI[29] lin1_RXD	AN: adc1_AN[0]	—	Analog	VDD_HV_ADR1
AA16	ANA	adc1 AN[2]	—	siul_GPI[31] siul_EIRQ[20]	AN: adc1_AN[2]	—	Analog	VDD_HV_ADR1
AA17	ANA	adc1 AN[5]	—	siul_GPI[64]	AN: adc1_AN[5]	—	Analog	VDD_HV_ADR1
AA18	ANA	adc1 AN[7]	—	siul_GPI[73]	AN: adc1_AN[7]	—	Analog	VDD_HV_ADR1
AA19	GPIO	TDI	A0: siul_GPIO[21] A1: _ A2: _ A3: _	I: jtagc_TDI I: _ I: _ I: _	—	pullup	GP Slow/ Medium	VDD_HV_IO
AA20	GPIO	etimer1 ETC[0]	A0: siul_GPIO[4] A1: etimer1_ETC[0] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[4]	—	disabled	GP Slow/ Medium	VDD_HV_IO
AA22	GPIO	lin1 TXD	A0: siul_GPIO[94] A1: lin1_TXD A2: i2c1_clock A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AA23	GPIO	dramc ADD[10]	A0: siul_GPIO[168] A1: dramc_ADD[10] A2: ebi_AD2 A3: ebi_ADD18	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
AB3	GPIO	dspi2 SOUT	A0: siul_GPIO[12] A1: dspi2_SOUT A2: _ A3: _	I: _ I: _ I: siul_EIRQ[11]	—	disabled	GP Slow/ Medium	VDD_HV_IO

**Table 12. Recommended operating conditions<sup>1</sup> (continued)**

No.	Symbol	Parameter	Conditions	Min	Max	Unit
2	V <sub>SS_HV_PMU</sub>	SR Voltage regulator supply ground	—	0	0	V
3	V <sub>DD_HV_IO</sub>	SR Input/output supply voltage	—	3.0	3.6	V
4	V <sub>SS_HV_IO</sub>	SR Input/output supply ground	—	0	0	V
5	V <sub>DD_HV_FLA</sub>	SR Flash supply voltage	—	3.0	3.6	V
6	V <sub>SS_HV_FLA</sub>	SR Flash supply ground	—	0	0	V
7	V <sub>DD_HV_OSC</sub>	SR Crystal oscillator amplifier supply voltage	—	3.0	3.6	V
8	V <sub>SS_HV_OSC</sub>	SR Crystal oscillator amplifier supply ground	—	0	0	V
9	V <sub>DD_HV_PDI</sub>	SR PDI interface supply voltage	—	1.62	3.6	V
10	V <sub>SS_HV_PDI</sub>	SR PDI interface supply ground	—	0	0	V
11	V <sub>DD_HV_DRAM</sub>	SR DRAM interface supply voltage	—	1.62	3.6	V
12	V <sub>SS_HV_DRAM</sub>	SR DRAM interface supply ground	—	0	0	V
13	V <sub>DD_HV_ADRx</sub>	SR ADCx high reference voltage	—	3.0	3.6	V
			Alternate input voltage	4.5	5.5	
14	V <sub>SS_HV_ADRx</sub>	SR ADCx low reference voltage	—	0	0	V
15	V <sub>DD_HV_ADV</sub>	SR ADC supply voltage	—	3.0	3.6	V
16	V <sub>SS_HV_ADV</sub>	SR ADC supply ground	—	0	0	V
17	V <sub>DD_LV_COR</sub>	SR Core supply voltage digital logic <sup>2</sup>	External VREG mode	1.14	1.32	V
17a			Internal VREG Mode	1.14	1.32	V
18	V <sub>SS_LV_COR</sub>	SR Core supply voltage ground digital logic	—	0	0	V
19	V <sub>DD_LV_PLL</sub>	SR PLL supply voltage <sup>2</sup>	External VREG mode	1.14	1.32	V
19a			Internal VREG Mode	1.14	1.32	V
20	V <sub>SS_LV_PLL</sub>	SR PLL reference voltage	—	0	0	V
21	T <sub>A</sub>	SR Ambient temperature under bias <sup>3,4</sup>	257 MAPBGA	-40	125	°C
			473 MAPBGA	-40	125	°C
22	T <sub>J</sub>	SR Junction temperature under bias <sup>4</sup>	257 MAPBGA	-40	150	°C
			473 MAPBGA	-40	150	

<sup>1</sup> These specifications are design targets and are subject to change per device characterization.

<sup>2</sup> The jitter specifications for both PLLs holds true only up to 50 mV noise (peak to peak) on V<sub>DD\_LV\_COR</sub> and V<sub>DD\_LV\_PLL</sub>.

<sup>3</sup> See [Table 1](#) for available frequency and package options.


<sup>4</sup> When determining if the operating temperature specifications are met, either the ambient temperature or junction temperature specification can be used. It is not necessary that both specifications be met at all times. However, it is critical that the junction temperature specification is not exceeded under any condition.

**Table 17. PMC electrical specifications**

No.	Symbol	Parameter	Min	Typ	Max	Unit
2	V <sub>DD_LV_COR</sub>	CC Nominal V <sub>RC</sub> regulated 1.2 V output V <sub>DD_HV_PMU</sub>	—	1.28	—	V
3	PorC	CC POR rising V <sub>DD</sub> 1.2 V • POR V <sub>DD</sub> variation • POR 1.2 V hysteresis	— PorC – 30% —	0.7 PorC 75	— PorC + 30% —	V V mV
4	LvdC	CC Nominal LVD 1.2 V • LVD rising supply 1.2V after reset • LVD rising supply 1.2V at reset • LVD falling supply 1.2V after reset • LVD falling supply 1.2V at reset	— 1.14 1.17 1.125 1.155	1.175 1.175 1.215 1.16 1.2	— 1.21 1.26 1.195 1.245	V V V V V
5	HvdC	CC Nominal HVD 1.2 V • HVD rising supply 1.2V after reset • HVD rising supply 1.2V at reset • HVD falling supply 1.2V after reset • HVD falling supply 1.2V at reset	— 1.32 1.38 1.305 1.37	1.36 1.36 1.44 1.345 1.425	— 1.4 1.5 1.385 1.48	V V V V V
6	PorReg	CC POR rising on V <sub>DDREG</sub> • POR V <sub>DDREG</sub> variation • POR V <sub>DDREG</sub> hysteresis	— PorReg – 30% —	2.00 PorReg 250	— PorReg + 30% —	V V mV
7	LvdReg	CC Nominal rising LVD 3.3 V on V <sub>DDREG</sub> , V <sub>DDIO</sub> , V <sub>DDFLASH</sub> , and V <sub>DDADC</sub> • LVD 3.3 V variation at reset • LVD 3.3 V variation after reset • LVD 3.3 V hysteresis • Minimum slew rate • Maximum slew rate	— LvdReg – 3.5% LvdReg – 3% — — —	2.865 LvdReg LvdReg 30 50 25	— LvdReg + 3.5% LvdReg + 3% — — —	V V V mV mV/ms mV/μs
8	LvdStepReg	CC Trimming step LVD 3.3 V	—	30	—	mV

### 3.8.2 PMC board schematic and components

Figure 7 shows a sample application for the PMC.

**Figure 7. PMU mandatory external components**

than or at least equal to twice the conversion period ( $T_C$ ). Again the conversion period  $T_C$  is longer than the sampling time  $T_S$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_F C_F$  is definitely much higher than the sampling time  $T_S$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive [Equation 11](#) between the ideal and real sampled voltage on  $C_S$ :

**Eqn. 11**

$$\frac{V_A}{V_{A2}} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

$$C_F > 8192 \cdot C_S$$

**Eqn. 12**

**Table 24. ADC conversion characteristics**

No.	Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
1	$f_{CK}$	SR ADC clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>2</sup> frequency)	—	3	—	60	MHz
2	$f_s$	SR Sampling frequency	—	—	—	959	kHz
3	$t_{ADC\_S}$	D Sample time <sup>3</sup>	60 MHz	383	—	—	ns
4	$t_{ADC\_S\_PMC}$	C Sample time of internal PMC channels.	—	717	—	—	ns
5	$t_{ADC\_E}$	P Evaluation time <sup>4</sup>	60 MHz	600	—	—	ns
6	$C_S$ <sup>5</sup>	D ADC input sampling capacitance	—	—	—	7.32	pF
7	$C_{P1}$ <sup>5</sup>	D ADC input pin capacitance 1	—	—	—	2.5	pF
8	$C_{P2}$ <sup>5</sup>	D ADC input pin capacitance 2	—	—	—	0.8	pF
9	$R_{SW1}$ <sup>5</sup>	D Channel selection switch resistance	$V_{REF}$ range = 4.5 to 5.5 V	—	—	1.0	kΩ
10			$V_{REF}$ range = 3.0 to 3.6 V	—	—	1.2	kΩ
11	$R_{AD}$ <sup>5</sup>	D Sample switching resistance	—	—	—	825	Ω
12	$I_{INJ}$	T Current injection	Current injection on one ADC input channel, different from the converted one. Other parameters stay within specified limits as long as the ADC supply stays within its specified limits due to the current injection.	-3	—	3	mA
13	INL	P Integral non linearity	—	-3	—	3	LSB
14	DNL	P Differential non linearity <sup>6</sup>	—	-1.0	—	2	LSB

### 3.15.2 Read access timing

Table 28. Code flash read access timing

No.	Symbol	Parameter	Condition	Value	Unit
				Max	
1	$f_{READ}$	CC	Maximum frequency for Flash reading (system clock frequency SYS_CLK)	4 wait states	90 MHz
2				3 wait states	60 MHz

Table 29. Data flash read access timing

No.	Symbol	Parameter	Condition	Value	Unit
				Max	
1	$f_{READ}$	CC	Maximum frequency for Flash reading (system clock frequency SYS_CLK)	12 wait states	90 MHz
2				8 wait states	60 MHz

### 3.15.3 Write access timing

Table 30. Code flash write access timing

No.	Symbol	Parameter	Condition	Value	Unit
				Max	
1	$f_{WRITE}$	CC	Maximum frequency for Flash writing (system clock frequency SYS_CLK)	—	90 MHz

Table 31. Data flash write access timing

No.	Symbol	Parameter	Condition	Value	Unit
				Max	
1	$f_{WRITE}$	CC	Maximum frequency for Flash writing (system clock frequency SYS_CLK)	—	90 MHz

## 3.16 SRAM memory electrical characteristics

Table 32. System SRAM memory read/write access timing

No.	Symbol	Parameter	Condition	Value	Unit
				Max	
1	$s_{READ/WRITE}$	CC	Maximum frequency for system SRAM reading/writing (system clock frequency SYS_CLK)	1 wait state	90 MHz

### 3.17.2 GP pads AC specifications

Table 34. GP pads AC electrical characteristics<sup>1</sup>

No.	Pad	Tswitchon <sup>1</sup> (ns)			Rise/Fall <sup>2</sup> (ns)			Frequency (MHz)			Current slew <sup>3</sup> (mA/ns)			Load drive (pF)
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
1	Slow	3	—	40	4	—	40	—	—	4	0.01	—	2	25
		3	—	40	6	—	50	—	—	2	0.01	—	2	50
		3	—	40	10	—	75	—	—	2	0.01	—	2	100
		3	—	40	14	—	100	—	—	2	0.01	—	2	200
2	Medium	1	—	15	2	—	12	—	—	40	2.5	—	7	25
		1	—	15	4	—	25	—	—	20	2.5	—	7	50
		1	—	15	8	—	40	—	—	13	2.5	—	7	100
		1	—	15	14	—	70	—	—	7	2.5	—	7	200
3	Fast	1	—	6	1	—	4	—	—	72	3	—	40	25
		1	—	6	1.5	—	7	—	—	55	7	—	40	50
		1	—	6	3	—	12	—	—	40	7	—	40	100
		1	—	6	5	—	18	—	—	25	7	—	40	200
4	Symmetric	1	—	8	1	—	5	—	—	50	3	—	25	25
5	Pullup/down (3.6 V max)	—	—	—	—	—	7500	—	—	—	—	—	—	50

<sup>1</sup> The values provided in this table are not applicable for PDI and EBI/DRAM interface.

<sup>2</sup> Slope at rising/falling edge.

<sup>3</sup> Data based on characterization results, not tested in production.

### 3.18 PDI pads specifications

This section specifies the electrical characteristics of the PDI pads. Please refer to the tables in [Section 2.2, Pin descriptions](#), for a cross reference between package pins and pad types.

PDI pads feature list:

- Direction
  - Input
  - Output
  - Bidirectional
- Driver
  - Push/Pull/Open Drain
  - Configurable Four Drive Strengths on Fast driver pads
  - Configurable No Slew-Rate, Slow Slew-Rate, and Fast Slew-Rate on Slow, Medium, and SLR driver pads
  - VDD\_HV\_PDI NOTE: All pads are NOT 5 V TOLERANT. Pads are not capable of driving to or from voltages above their respective VDD\_HV\_PDI. In other words, you cannot connect a 3.3V external device to a pad

## Electrical characteristics

**Table 41. DRAM pads DC electrical specifications ( $V_{DD\_HV\_DRAM} = 3.3$  V) (continued)**

No.	Symbol	Parameter	Condition	Min	Max	Unit
5	$V_{IL}$	CC Input low voltage	—		$V_{DD\_HV\_DRAM\_VREF} - 0.2$	V
6	$V_{OH}$	CC Output high voltage	—	$V_{DD\_HV\_DRAM\_VTT} + 0.8$	—	V
7	$V_{OL}$	CC Output low voltage	—	—	$V_{DD\_HV\_DRAM\_VTT} - 0.8$	V

<sup>1</sup> BGA473: Termination voltage can be supplied via package pins. BGA257 termination voltage internally tied as the BGA257 does not provide DRAM interface. Disable ODT.

**Table 42. Output drive current @  $V_{DDE} = 3.3$  V ( $\pm 10\%$ )**

No.	Pad Name	Drive Mode	Minimum $I_{OH}$ (mA) <sup>1</sup>	Minimum $I_{OL}$ (mA) <sup>2</sup>
1	DRAM ACC	111	−16	16
2	DRAM DQ			
3	DRAM CLK			

<sup>1</sup>  $I_{OH}$  is defined as the current sourced by the pad to drive the output to  $V_{OH}$ .

<sup>2</sup>  $I_{OL}$  is defined as the current sunk by the pad to drive the output to  $V_{OL}$ .

**Table 43. DRAM pads AC electrical specifications ( $V_{DD\_HV\_DRAM} = 3.3$  V)**

No.	Pad Name	Prop. Delay (ns) $L \rightarrow H/H \rightarrow L^1$		Output Slew rate Rise/Fall (V/ns)		Drive Load (pF)	Drive/Slew Rate Select
		Min	Max	Min	Max		
1	DRAM ACC	1.4/1.4	2.4/2.4	3.1/2.5	5.6/5.4	5	111
		1.7/1.7	2.7/2.7	0.9/1.1	1.7/2.0	20	111
2	DRAM DQ	1.4/1.4	2.4/2.4	3.1/2.5	5.6/5.4	5	111
		1.7/1.7	2.7/2.7	0.9/1.1	1.7/2.0	20	111
3	DRAM CLK	1.4/1.4	2.4/2.4	3.1/2.5	5.7/5.7	5	111
		1.6/1.6	2.6/2.6	1.1/1.3	2.3/2.3	20	111

<sup>1</sup>  $L \rightarrow H$  signifies low-to-high propagation delay and  $H \rightarrow L$  signifies high-to-low propagation delay.

## 3.19.2 DRAM pads electrical specification ( $V_{DD\_HV\_DRAM} = 2.5$ V)

**Table 44. DRAM pads DC electrical specifications ( $V_{DD\_HV\_DRAM} = 2.5$  V)**

No.	Symbol	Parameter	Condition	Min	Max	Unit
1	$V_{DD\_HV\_DRAM}$	SR I/O supply voltage	—	2.3	2.7	V
2	$V_{DD\_HV\_DRAM\_VREF}$	CC Input reference voltage	—	$0.49 \times V_{DD\_HV\_DRAM}$	$0.51 \times V_{DD\_HV\_DRAM}$	V
3	$V_{DD\_HV\_DRAM\_VTT}$	CC Termination voltage <sup>1</sup>	—	$V_{DD\_HV\_DRAM\_VREF} - 0.04$	$V_{DD\_HV\_DRAM\_VREF} + 0.04$	V




Figure 35. DSPI classic SPI timing—slave, CPHA = 0




Figure 36. DSPI classic SPI timing—slave, CPHA = 1

## 4 Package characteristics

### 4.1 Package mechanical data

#### 4.1.1 257 MAPBGA

## Package characteristics

### NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.
4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	<b>MECHANICAL OUTLINE</b>	PRINT VERSION NOT TO SCALE
TITLE: PBGA, LOW PROFILE, FINE PITCH, 257 I/O, 14 X 14 PKG, 0.8 MM PITCH (MAP)	DOCUMENT NO: 98ASA00081D CASE NUMBER: 2082-01 STANDARD: NON-JEDEC	REV: X2 15 JAN 2010

**Figure 55. 257 MAPBGA mechanical data (2 of 2)**

## Package characteristics

 <p>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</p>	<b>MECHANICAL OUTLINES DICTIONARY</b>	DOCUMENT NO: 98ASA00096D
		PAGE: 2089
	DO NOT SCALE THIS DRAWING	REV: O
NOTES:		
1. ALL DIMENSIONS IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.  3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.  4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.  5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.		
TITLE: 473 I/O, FINE PITCH, PBGA, 19 X 19 PKG, 0.8MM PITCH (MAP)		
CASE NUMBER: 2089-01		
STANDARD: NON-JEDEC		
PACKAGE CODE: IN AGILE SHEET: 2		

**Figure 57. 473 MAPBGA package mechanical data (2 of 3)**

**Table 73. Revision history (continued)**

Revision	Date	Description of Changes
7 (cont.)	18 May 2012	<p>In <a href="#">Section 3.2, Absolute maximum ratings, Table 11 (Absolute maximum ratings)</a>,</p> <ul style="list-style-type: none"> <li>Deleted footnote to the Max value “Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.”</li> <li>Added footnote to <math>V_{DD\_HV\_DRAM}</math>: “As the <math>V_{DD\_HV\_DRAM\_VREF}</math> supply should always be constrained by the <math>V_{DD\_HV\_DRAM}</math> supply for example through a voltage divider network per the JEDEC specification, the maximum ratings for the <math>V_{DD\_HV\_DRAM}</math> supply should be used for the <math>V_{DD\_HV\_DRAM\_VREF}</math> reference as well.”</li> <li>Changed absolute max rating for <math>V_{DD\_LV\_PLL}</math> from 1.4 to 1.32.</li> <li>Added footnote to Min value of <math>T_{STG}</math>: “If the ambient temperature is at or above the minimum storage temperature and below the recommended minimum operating temperature, power may be applied to the device safely. However, functionality is not guaranteed and a power cycle must be administered if in internal regulation mode or an assertion of <math>RESET\_SUP\_B</math> must be administered if in external regulation mode once device enters into the recommended operating temperature range.”</li> </ul> <p>In <a href="#">Section 3.3, Recommended operating conditions, Table 12 (Recommended operating conditions)</a>,</p> <ul style="list-style-type: none"> <li>For <math>T_A</math> and <math>T_J</math>, added footnote “When determining if the operating temperature specifications are met, either the ambient temperature or junction temperature specification can be used. It is not necessary that both specifications be met at all times. However, it is critical that the junction temperature specification is not exceeded under any condition.”</li> <li>For <math>T_A</math>, changed the Max temperature spec for the 257 package from 105 to 125 and deleted footnote: “Preliminary data.”</li> </ul> <p>In <a href="#">Section 3.8.1, PMC electrical specifications, Table 17 (PMC electrical specifications)</a>,</p> <ul style="list-style-type: none"> <li>No. 4 LvdC and No. 5 Hvdc threshold were specified as rising edge and hysteresis. The specification is changed to rising edge / falling edge.</li> <li>Removed No. 6, VddStepC, and renumbered subsequent lines.</li> </ul> <p>In <a href="#">Section 3.9, Supply current characteristics, Table 19 (Current consumption characteristics)</a>, added a footnote to No. 3. <math>I_{dd\_HV\_FLA}</math>. “The current specified for <math>I_{dd\_HV\_FLA}</math> includes current consumed during programming and erase operations.”</p> <p>In <a href="#">Section 3.12, FMPLL electrical characteristics, Table 22 (FMPLL electrical characteristics)</a>, replaced “<math>f_{sys}</math>” with “<math>f_{FMPLLOUT}</math>” in rows for <math>C_{JITTER}</math>, <math>f_{LCK}</math>, <math>f_{UL}</math>, <math>f_{CS}/f_{DS}</math>, and footnote 9.</p> <p>In <a href="#">Section 3.14.1, Input impedance and ADC accuracy</a>:</p> <ul style="list-style-type: none"> <li>Changed “<math>C_S</math> being substantially a switched capacitance...” to “<math>C_S</math> and <math>C_{P2}</math> being substantially a switched capacitance...”</li> <li>Changed “and the sum of <math>R_S + R_F + R_L + R_{SW} + R_{AD}, \dots</math>” to “and the sum of <math>R_S + R_F \dots</math>”</li> <li>Changed the equation</li> </ul> $V_A \cdot \frac{R_S + R_F + R_L + R_{SW} + R_{AD}}{R_{EQ}} < \frac{1}{2} \text{ LSB}$ <p>to</p> $V_A \cdot \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2} \text{ LSB}$ <p>In <a href="#">Section 3.14.1, Input impedance and ADC accuracy, Table 24 (ADC conversion characteristics)</a>, added new spec after line 3 for <math>t_{ADC\_S\_PMC}</math>, C: Parameter: Sample time of internal PMC channels. Conditions: - , Min : 717, Typ : - , Max : - , Unit : nS.</p> <p>In <a href="#">Section 3.17.1, GP pads DC specifications, Table 33 (GP pads DC electrical characteristics)</a>, added new spec for “Input pad capacitance”, No. 21.</p>