

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	CSIO, I ² C, LINbus, SmartCard, UART/USART, USB
Peripherals	I ² S, LCD, LVD, POR, PWM, WDT
Number of I/O	65
Program Memory Size	304КВ (304К × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e1b84e0agv20000

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Watch Counter

The Watch Counter wakes up the microcontroller from the low power consumption mode. The clock source can be selected from the main clock, the sub clock, the built-in high-speed CR clock or the built-in low-speed CR clock.

Interval timer: up to 64 s (sub clock: 32.768 kHz)

External Interrupt Controller Unit

■Up to 24 external interrupt input pins

Non-maskable interrupt (NMI) input pin: 1

Watchdog Timer (2 Channels)

The watchdog timer generates an interrupt or a reset when the counter reaches a time-out value.

This series consists of two different watchdogs, hardware watchdog and software watchdog.

The hardware watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the hardware watchdog is active in any low-power consumption modes except RTC, Stop, Deep standby RTC and Deep standby Stop mode.

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage.

■ CCITT CRC16 and IEEE-802.3 CRC32 are supported. □ CCITT CRC16 Generator Polynomial: 0x1021 □ IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

HDMI-CEC/Remote Control Receiver (Up to 2 Channels)

■HDMI-CEC transmitter

- Header block automatic transmission by judging Signal free
- \square Generating status interrupt by detecting Arbitration lost
- □ Generating START, EOM, ACK automatically to output CEC transmission by setting 1 byte data
- □ Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)

■HDMI-CEC receiver

□ Automatic ACK reply function available □ Line error detection function available

Remote control receiver
 4 bytes reception buffer
 Repeat code detection function available

Smart Card Interface (Max 2 Channels)

- Compliant with ISO7816-3 specification
- Card Reader only/B class card only
- Available protocols
 - □ Transmitter: 8E2, 8O2, 8N2 □ Receiver: 8E1, 8O1, 8N2, 8N1, 9N1 □ Inverse mode
- TX/RX FIFO integrated (RX: 16-bytes, TX:16-bytes)

AES Calculator

- AES (Advanced Encryption Standard) calculator is an AES common key crypto accelerator that is compliant with FIPS (Federal Information Processing Standard Publication) 197.
- Available key length: 128/192/256-bit
- CBC mode and ECB mode support

Clock and Reset

Clocks

A clock can be selected from five clock sources (two external oscillators, two built-in CR oscillator, and main PLL).

□ Main clock: 4 MHz to 40 MHz □ Sub clock: 32.768 kHz □ Built-in high-speed CR clock: 4 MHz □ Built-in low-speed CR clock: 100 kHz □ Main PLL clock

Resets

Reset request from the INITX pin
 Power on reset
 Software reset
 Watchdog timer reset
 Low-voltage detection reset
 Clock supervisor reset

Clock Supervisor (CSV)

The Clock Supervisor monitors the failure of external clocks with a clock generated by a built-in CR oscillator.

- If an external clock failure (clock stop) is detected, a reset is asserted.
- If an external frequency anomaly is detected, an interrupt or a reset is asserted.

Low-Voltage Detector (LVD)

This series monitors the voltage on the VCC pin with a 2-stage mechanism. When the voltage falls below a designated voltage, the Low-voltage Detector generates an interrupt or a reset.

- LVDR: monitor Vcc and auto-reset operation
- LVD1: monitor Vcc and error reporting via an interrupt
- LVD2: selectable to monitor Vcc or LVDI and error reporting via an interrupt

Low Power Consumption Mode

This series has six low power consumption modes.

- Sleep
- Timer
- ■RTC
- Stop
- Deep standby RTC (selectable between keeping the value of RAM and not)
- Deep standby Stop (selectable between keeping the value of RAM and not)





4. List of Pin Functions

List of Pin Numbers

The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

Pin No.		Din Nome		Pin State Type		
LQFP-120	LQFP-100	LQFP-80	Fill Naille	NO Circuit Type	Fin State Type	
1	1	1	VCC	-		
			P50			
2		2	SIN3_1		×	
2	2	2	INT00_0	Q	^	
			VV4			
			P51			
з	3	3	SOT3_1	0	×	
5	5	5	INT01_0	Q	~	
			VV3			
			P52			
			SCK3 1		N N	
4	4	4		Q	X	
			VV2	-		
			P53			
	5		SIN6 0	-		
5		5	TIOA1 2	0	x	
Ű			INT07 2			
		6 6	P54			
	6		SOT6 0	-		
6			TIOB1_2	Q	Х	
			INT18_1			
			VV0			
			P55			
			SCK6_0			
7	7	7	ADTG_1		S	
			INT19_1] –		
			SEG39	-		
			P56			
			MI2SMCK6 1	-		
	0	0	CEC1_1			
8	8	8	INT08_2	L	U	
			WKUP9			
			SEG38			
	-		SIN1_0			
٩	P57		P57	- F	1	
3	-	-	SOT1_0	1	1	
10		_	P58	F	1	
10	-	-	SCK1_0	1	1	
			P59	P59		
11	-	-	SIN7_0	F F	J	
			IN I 16_1			



Pin No.			D 1 1 1		Din State True	
LQFP-120	LQFP-100	LQFP-80	Pin Name	I/O Circuit Type	Pin State Type	
			P1A			
			SIN4_1			
76	66	56	IC01_1	в	V	
70	00	50	INT05_1	F F	v	
			AN10			
			SEG17			
			P1B			
			SOT4_1			
77	67	57	IC02_1	P	V	
	01	01	INT20_2	-	v	
			AN11			
			SEG16			
			P1C			
			SCK4_1			
78	68	_	IC03_1	P	V	
70	00	_	INT21_2		v	
			AN12			
			SEG15			
			P1D			
			CTS4_1			
70	60		DTTI0X_1	Б	V	
19	09	-	INT22_2	F F	v	
			AN13			
			SEG14			
			P1E			
			RTS4_1			
90	70	-	FRCK0_1	Н		
80			ADTG_5		L	
			INT23_2			
			AN14			
			P28			
01			RTO05_1		1	
01	-	-	TIOB6_2		I	
			ADTG_4			
			P27			
			RTO04_1			
82	-	-	TIOA6_2	G	L	
			INT02_2			
			AN15			
			P26			
83	-	-	SCK2_1	F	I	
			RTO03_1			
			P25			
84	-	-	SOT2_1	F	I	
			RTO02_1			
			P24			
85	_	_	SIN2_1	F	1	
00	-	_	RTO01_1		5	
			INT17_1			
			P23			
			SCK0_0			
28	71	58	TIOA7_1	Б	ĸ	
00		58	RTO00_1			
			AN16			
	1	1	SEG13	1	1	



Pin Function	Pin Name	Function Description	Pin No.				
FITEURCION			LQFP-120	LQFP-100	LQFP-80		
	SIN7_0		11	-	-		
	SIN7_1	Multi-function serial interface ch.7 input pin	48	43	33		
	SIN7_2		117	97	77		
	SOT7_0	Multi-function serial interface ch.7 output	10				
	(SDA7_0)	pin.	12	-	-		
	SOT7_1	This pin operates as SOT7 when used as a	10	11	34		
	(SDA7_1)	UART/CSIO/LIN pin (operation mode 0 to 3)	43		54		
	SOT7_2	and as SDA7 when used as an I ² C pin	118	98	78		
	(SDA7_2)	(operation mode 4).	110	30	10		
Multi-function	SCK7_0	Multi-function serial interface ch.7 clock I/O	13	_	_		
Serial 7	(SCL7_0)	pin.	10				
	SCK7_1	This pin operates as SCK7 when used as a	50	45	35		
	(SCL7_1)	CSIO (operation mode 2) and as SCL7	50	-10	00		
	SCK7_2	when used as an I ⁻ C pin (operation mode	119	99	79		
	(SCL7_2)	4).	110		10		
	SCS70 1	Multi-function serial interface ch.7 serial	47	42	32		
	00010_1	chip select 0 input/output pin.			02		
	SCS71 1	Multi-function serial interface ch.7 serial	51	-	-		
		chip select 1 input/output pin.	-				
	SCS72_1	Multi-runction serial interface cn.7 serial	52	-	-		
		chip select 2 input/output pin.	100	01	71		
-		Smart card ch.0 power enable output pin	100	91	71		
		· · · ·	33	28	-		
	ICO_VPEN_U	Smart card ch.0 programming output pin	105	90	70		
	ICO_VPEN_1		34	29	-		
Oment Card	IC0_RS1_0	Smart card ch.0 reset output pin	25	94	74		
Smart Card			30	30	-		
intenace 0		Smart card ch.0 insert detection input pin	102	07	07		
		Creart could be 0 control interface clash, output	37	32	72		
		Smart card cn.u serial interface clock output	107	92	12		
	100_0LK_1	pin Organization of the constraint interference data	32	27	-		
		Smart card ch.U serial interface data	113	93	73		
			30	31	21		
		Smart card ch.1 power enable output pin	28	23	18		
			63	53	43		
	IC1_VPEN_U	Smart card ch.1 programming output pin	21	<u> </u>	17		
	IC1_VPEN_1		64	54	44		
Ownerst Orand	IC1_RST_0	Smart card ch.1 reset output pin	26	21	16		
Smart Card	IC1_RS1_1		65	55	45		
Interface 1		Smart card ch.1 insert detection input pin	24	19	14		
			6/	5/	4/		
	IC1_CLK_0	Smart card ch.1 serial interface clock output	29	24	19		
	IC1_CLK_1		62	52	42		
		Smart card ch.1 serial interface data	25	20	15		
	IC1_DATA_1		66	56	46		
		USB device/host D – pin	103	88	68		
USB	UDPO	USB device/host D + pin	104	89	69		
	UHCONX0	USB external pull-up control pin	102	87	67		





Notes on Power-on

Turn power on/off in the following order or at the same time.

 $\begin{array}{ll} \mbox{Turning on}: & \mbox{VBAT} \rightarrow \mbox{VCC} \\ & \mbox{VCC} \rightarrow \mbox{AVCC} \rightarrow \mbox{AVRH} \\ \mbox{Turning off}: & \mbox{VCC} \rightarrow \mbox{VBAT} \\ & \mbox{AVRH} \rightarrow \mbox{AVCC} \rightarrow \mbox{VCC} \\ \end{array}$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise; perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in Features Among the Products with Different Memory Sizes and Between Flash Memory Products and MASK Products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up Function of 5 V Tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

Handling when Using Debug Pins

When debug pins (SWDIO/SWCLK) are set to GPIO or other peripheral functions, set them as output only; do not set them as input.

S6E1B8 Series

Status Type	Function Group	State Upon Power-on Reset or Low-Voltag e Detection	State Upon Device Internal Reset	State in Run Mode or Sleep Mode	State in Ti RTC M Stop	mer Mode, ode, or Mode	State in De RTC Mod Standby S Sta	State when Return from Deep Standby Mode State		
Pin		Power Supply Unstable	Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable		Power Sup	oply Stable	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INIT	X=1	INIT	X=1	INITX=1
	Opinial	-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
	vire debug selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
Η	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	state	Hi-Z / Internal input fixed at 0	GPIO selected / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
Ι	Resourc e selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	Ці 7 /	
J	Resourc e other than the above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	selected / Internal input fixed at 0	Internal input fixed at 0	GPIO selected
ĸ	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled							
к	Resourc e other than the above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Output Maintain previous state / Internal input fixed at 0

S6E1B8 Series

Status Type	Function Group	State Upon Power-on Reset or Low-Voltag e Detection	State at INITX Input	State Upon Device Internal Reset	State in Run Mode or Sleep Mode Stop Mode		Timer Mode, Node, or Mode Mode			State when Return from Deep Standby Mode State	
Pin		Power Supply Unstable	Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Sup	oply Stable	Power Sup	oply Stable	Power Supply Stable	
		-	INITX=0	INITX=1	INITX=1	INIT	X=1	INIT	X=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-	
	Analog input selected	Hi-Z	HI-2 / Internal input fixed at 0 / Analog input enabled	HI-2 / Internal input fixed at 0 / Analog input enabled	HI-2 / Internal input fixed at 0 / Analog input enabled	HI-Z / Internal input fixed at 0 / Analog input enabled	HI-2 / Internal input fixed at 0 / Analog input enabled				
L	External interrupt enabled selected						Maintain previous state	GPIO		GPIO	
	e other than the above selected		Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected / Internal input fixed at 0	HI-2 / Internal input fixed at 0	selected / Internal input fixed at 0	
	GPIO selected						alu				
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
IVI	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	GPIO selected	Hi-Z / Input enabled	GPIO selected	
	WKUP enabled	Setting	Setting Setting				Maintain	WKUP input enabled	Hi-Z / WKUP input enabled		
N	External interrupt enabled selected	disabled	disabled	disabled	Maintain previous	Maintain previous	previous state	GPIO	Hi-7 /	GPIO selected / Internal	
Ν	Resourc e other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	state	state	Hi-Z / Internal input fixed at 0	selected / Internal input fixed at 0	Internal input fixed at 0	input fixed at 0	

11.3 DC Characteristics

11.3.1 Current Rating

Symbol		Conditions	HCLK	Value		Unit	Bomorko
(Pin Name)		conditions	Frequency ^{*4}	Typ ^{*1}	Max ^{*2}	Onit	Remarks
		4 MHz external clock input PLL ON*8	4 MHz	0.7	TBD		
		NOP code executed	8 MHz	1.15	TBD	~ ^	*0
		Built-in high speed CR stopped	20 MHz	2.25	TBD	ШA	З
		All peripheral clock stopped by CKEINX	40 MHz	4.5	TBD		
	Pup modo	4 MHz external clock input PLL ON ^{*8}	4 MHz	0.75	TBD		
		Benchmark code executed	8 MHz	1.25	TBD	~ ^	*0
	from Eloop	Built-in high speed CR stopped	20 MHz	2.5	TBD	ША	3
	ITUITI FIAST	PCLKT stopped	40 MHz	5.0	TBD		
		4 MHz crystal oscillation PLL ON*8	4 MHz	0.8	TBD		
		NOP code executed	8 MHz	1.4	TBD	~ ^	*0
		Built-in high speed CR stopped	20 MHz	2.75	TBD	ШA	З
		All peripheral clock stopped by CKEINX	40 MHz	5.5	TBD		
L Due re e de		4 MHz external clock input PLL ON*8	4 MHz	0.6	TBD		
		NOP code executed	8 MHz	1.2	TBD	~ ^	*0
(000)	code executed	Built-in high speed CR stopped	20 MHz	2.4	TBD	ШA	З
	from RAM	All peripheral clock stopped by CKENX	40 MHz	4.8	TBD		
	Run mode, code executed from Flash	4 MHz external clock input, PLL ON NOP code executed Built-in high speed CR stopped PCLK1 stopped	40 MHz	2.6	TBD	mA	*3,*6,*7
	-	Built-in high speed CR ^{*5} NOP code executed All peripheral clock stopped by CKENx	4 MHz	1.2	TBD	mA	*3
	Run mode, code executed	32 kHz crystal oscillation NOP code executed All peripheral clock stopped by CKENx	32 kHz	96	TBD	μΑ	*3
		Built-in low speed CR NOP code executed All peripheral clock stopped by CKENx	100 kHz	120	TBD	μΑ	*3
			4 MHz	0.6	TBD		
		4 MHz external clock input, PLL ON ^{*8}	8 MHz	1.1	TBD	m۵	*3
		All peripheral clock stopped by CKENx	20 MHz	1.9	TBD	ШA	5
			40 MHz	3.2	TBD		
I _{CCS} (VCC)	Sleep operation	Built-in high speed CR ^{*5} All peripheral clock stopped by CKENx	4 MHz	0.5	TBD	mA	*3
. ,		32 kHz crystal oscillation All peripheral clock stopped by CKENx	32 kHz	94	TBD	μA	*3
		Built-in low speed CR All peripheral clock stopped by CKENx	100 kHz	105	TBD	μA	*3

*1 : T_A=+25°C,V_{CC}=3.3 V *2 : T_A=+105°C,V_{CC}=3.6 V

*3 : All ports are fixed *4 : PCLK0 is set to divided rate 8

*5 : The frequency is set to 4 MHz by trimming *6 : Flash sync down is set to FRWTR.RWT=11 and FSYNDN.SD=1111

*7 : VCC=1.65 V

*8 : When HCLK=4 MHz, PLL OFF

(V_{CC}=AV_{CC}=1.65 V to 3.6 V, V_{SS}=AV_{SS}=0 V, T_A=- 40°C to +105°C)

SPI (SPI=1, SCINV=1)

Baramator	Symbol	Pin	Conditions	V _{cc} < 2	.7 V	V _{cc} ≥ 2	2.7 V	Unit
Parameter	Symbol	Name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK \downarrow \to SOT \text{ delay time}$	t _{SLOVI}	SCKx, SOTx		-30	+30	-20	+20	ns
$SIN \to SCK \uparrow setup time$	t _{i∨sнi}	SCKx, SINx	Master mode	60	-	50	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns
$SOT \to SCK \uparrow delay \ time$	t _{sovнi}	SCKx, SOTx		2 t _{CYCP} - 30	-	2 t _{CYCP} - 30	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx		t _{CYCP} +10	-	t _{CYCP} +10	-	ns
$SCK \downarrow \to SOT \text{ delay time}$	t _{SLOVE}	SCKx, SOTx		-	65	-	52	ns
$SIN \to SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above AC characteristics are for clock synchronous mode.

t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram ".

- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L=30 pF

When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=0)

(V_{CC}=AV_{CC}=1.65 V to 3.6 V, V_{SS}=AV_{SS}=0 V, T_A=- 40°C to +105°C)

Parameter	Symbol	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥ 2	Unit	
Faiallieter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↓ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↓ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↑→SCK↓ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↑→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	t _{DSE}		-	55	-	43	ns
SCS↓→SOT delay time	t _{DEE}]	0	-	0	-	ns

*1: CSSU bit value × serial chip select timing operating clock cycle.

*2: CSHD bit value × serial chip select timing operating clock cycle.

*3: CSDS bit value x serial chip select timing operating clock cycle. Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

Notes:

- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram ".
- For information About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".

These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.

- When the external load capacitance $C_L=30$ pF.

When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=0)

(V_{CC}=AV_{CC}=1.65 V to 3.6 V, V_{SS}=AV_{SS}=0 V, T_A=- 40°C to +105°C)

Parameter	Symbol	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥ 2	Unit	
Farameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↑ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↓ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↑→SCK↑ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↓→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	t _{DSE}		-	55	-	43	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns

*1: CSSU bit value × serial chip select timing operating clock cycle.

*2: CSHD bit value × serial chip select timing operating clock cycle.

*3: CSDS bit value x serial chip select timing operating clock cycle. Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

Notes:

- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram ".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".

These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.

- When the external load capacitance $C_L=30$ pF.

11.5 12-bit A/D Converter

Electrical Characteristics of A/D Converter (Preliminary Values)

(V_{CC}=AV_{CC}=1.65 V to 3.6 V, V_{SS}=AV_{SS}=0 V, T_A=- 40°C to +105°C)

Deremeter	Sympol	Din Nama		Value		l lm it	Domorko
Parameter	Symbol	Pin Name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	- 4.5	-	4.5	LSB	
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	
Zero transition voltage	V _{ZT}	ANxx	- 15	-	+ 15	mV	
Full-scale transition voltage	V _{FST}	ANxx	AVRH - 15	-	AVRH + 15	mV	
			2.0	-	-		AV _{CC} ≥ 2.7 V
Conversion time *1	-	-	4.0	-	-	μs	$1.8 \le AV_{CC} < 2.7 V$
			10	-	-		$1.65 \le AV_{CC} < 1.8 V$
			0.6	-			AV _{CC} ≥ 2.7 V
Sampling time * ²	ts	-	1.2	-	10	μs	$1.8 \le AV_{CC} < 2.7 V$
			3.0	-			$1.65 \le AV_{CC} < 1.8 V$
		-	100	-			AV _{CC} ≥ 2.7 V
Compare clock cycle * ³	t _{CCK}		200	-	1000	ns	$1.8 \le AV_{CC} < 2.7 V$
			500	-			$1.65 \le AV_{CC} < 1.8 V$
State transition time to operation permission	t _{STT}	-	-	-	1.0	μs	
Analog input capacity	C _{AIN}	-	-	-	9.7	pF	
					2.2		AV _{CC} ≥ 2.7 V
Analog input resistance	R _{AIN}	-	-	-	5.5	kΩ	$1.8 \le AV_{CC} < 2.7 V$
					10.5		$1.65 \le AV_{CC} < 1.8 V$
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	5	μA	
Analog input voltage	-	ANxx	AV _{SS}	-	AVRH	V	
Poforonco voltago			2.7		۸) (V	AVCC ≥ 2.7V
itererence vollage	-	АУКП	AV _{CC}	-	AVCC	v	AVCC < 2.7V

*1: The conversion time is the value of sampling time (t_s) + compare time (t_c) .

The minimum conversion time is computed according to the following conditions:

AV_{CC} \ge 2.7 V sampling time=0.6 µs, compare time=1.4 µs

 $1.8 \le AV_{CC} < 2.7 \text{ V}$ sampling time=1.2 µs, compare time=2.8 µs

 $1.65 \le AV_{CC} < 1.8 V$ sampling time=3.0 µs, compare time=7.0 µs

Ensure that the conversion time satisfies the specifications of the sampling time (t_s) and compare clock cycle (t_{CCK}). For details of the settings of the sampling time and compare clock cycle, refer to "Chapter: A/D Converter" in "FM0+ Family Peripheral Manual Analog Macro Part".

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.

For the number of the APB bus to which the A/D Converter is connected, see "8. Block Diagram".

The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

*2: The required sampling time varies according to the external impedance. Set a sampling time that satisfies (Equation 1).

*3: The compare time (t_c) is the result of (Equation 2).

11.6 USB Characteristics

	Devementer	Symphol	Pin	Conditions	Va	ue	110:4	Remarks
	Farameter	Symbol	Name	Conditions	Min	Max	Unit	Remarks
	Input H level voltage	Vін		-	2.0	V _{cc} + 0.3	V	*1
Input characteristics	Input L level voltage	VIL		-	V _{SS} – 0.3	0.8	V	*1
	Differential input sensitivity	Vdi		-	0.2	-	V	*2
	Differential common mode range	Vсм		-	0.8	2.5	V	*2
	Output H level voltage	Vон		External pull-down resistance = $15 \text{ k}\Omega$	2.8	3.6	V	*3
	Output L level voltage	Vol	UDP0, UDM0	External pull-up resistance = 1.5 k Ω	0.0	0.3	V	*3
	Crossover voltage	VCRS		-	1.3	2.0	V	*4
Output	Rising time	tFR		Full-speed	4	20	ns	*5
characteristic	Falling time	tFF		Full-speed	4	20	ns	*5
	Rising/Falling time matching	t FRFM		Full-speed	90	111.11	%	*5
	Output impedance	Zdrv		Full-speed	28	44	Ω	*6
	Rising time	tlr		Low-speed	75	300	ns	*7
	Falling time	tLF		Low-speed	75	300	ns	*7
	Rising/Falling time matching	t LRFM		Low-speed	80	125	%	*7

(V_{CC}=3.0 V to 3.6 V, V_{SS}=0 V, T_A=- 40°C to +105°C)

*1 : The switching threshold voltage of single-end-receiver of USB I/O buffer is set as within VIL(Max)=0.8 V, VIH(Min)=2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.

*2 : Use differential-receiver to receive USB differential data signal.

Differential-receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.

Above voltage range is the common mode input voltage range.

Operation Example of Return from Low Power Consumption Mode (by Internal Resource Reset*)

*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter: Low Power Consumption Mode" in "FM0+ Family Peripheral Manual".
- The time during the power-on reset/low-voltage detection reset is excluded. See "11.4.7 Power-on Reset Timing in 11.4 AC Characteristics in 11. Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is
 necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.

Document History

Document Title: S6E1B8 Series 32-bit ARM[®] Cortex[®]-M0+ FM0+ Microcontroller

Document Number: 001-99223

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4889752	TEKA	08/31/2015	New Spec.