





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	CSIO, I ² C, LINbus, SmartCard, UART/USART, USB
Peripherals	I ² S, LCD, LVD, POR, PWM, WDT
Number of I/O	82
Program Memory Size	560KB (560K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 23x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e1b86fhagv20000



1. Product Lineup

Memory Size

Product Name		S6E1B84E/F/G	S6E1B86E/F/G
On-chip Flash memory	Upper Bank	256 Kbytes	512 Kbytes
	Lower Bank	48 Kbytes	48 Kbytes
On-chip SRAM		32 Kbytes	64 Kbytes

Function

unction	Product Name		S6E1B S6E1B S6E1B S6E1B	86E0A 84EHA	S6E1B S6E1B S6E1B S6E1B	86F0A 84FHA	S6E1B S6E1B S6E1B S6E1B	86G0A 84GHA
Pin count			8	80 100 120				
CPU					Corte			
	Frequency					MHz		
	oly voltage range				1.65 V			
	evice/Host)					ınit		
DSTC					64			
Multi-function (UART/CSI	on Serial Interface O (SPI)/I ² C/I ² S)			8	ch (Max) with I ² S: ch.	128 bytes FIF 5, ch.6	0	
Base Timer (PWC/Relo	ad timer/PWM/PPG)			8ch (Max)		
LCD contro	ller		20SEG x 80 24SEG x 4		32SEG x 80 36SEG x 4		40SEG x 80 44SEG x 4	
Multi-function Timer	A/D activation compare Input capture Free-run timer Output compare Waveform generati	6ch 4ch 3ch 6ch or 3ch 3ch	1 unit					
Dual Timer			1 unit					
HDMI-CEC	/ Remote Control Re	eceiver	2ch (max)					
Smart Card	I Interface		2ch (max)					
Real-time (1 unit (with b			
Watch Cou						ınit		
CRC Accel			Yes					
Watchdog t					1ch (SW) +			
External Int	terrupt		05 :	(B.4)	24 pins (Ma		400 :	(B.4.)
I/O port 12-bit A/D o	on verter		65 pins 16ch (82 pins 23ch (102 pin 24ch (
	Sonverter (Supervisor)		rocn (i uriit)		es	Z4CN (i uiill)
LVD (Low-voltage Detection) Resit in OR High-speed			2ch 4 MHz					
Built-in CR	Low-speed		100 kHz					
Debug Fun			SW-DP					
Unique ID						es		
AES Calcu	lator		-	Yes ^{*1}	-	Yes ^{*1}	-	Yes ^{*1}
							•	

^{*1:} AES Calculator is built in following products. S6E1B86GHA, S6E1B84GHA, S6E1B86FHA, S6E1B84FHA, S6E1B86EHA, S6E1B84EHA

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use
the port relocate function of the I/O port according to your function use.
 See "11 Electrical Characteristics 11.4 AC Characteristics 11.4.3 Built-in CR Oscillation Characteristics" for accuracy of built-in
CR.



LQFP-120 LQFP-80 P5A F	J J
12 SOT7_0 F INT16_2 P5B 13 - SCK7_0 F INT17_2 P30 TIOB0_1 SCS60_1 MISSWS6_1	J
INT16_2 P5B	J
P5B SCK7_0 F INT17_2 P30 TIOB0_1 SCS60_1 MISSWS6_1	
- SCK7_0 F INT17_2 P30 TIOB0_1 SCS60_1	
INT17_2 P30 TIOB0_1 SC\$60_1	
P30 TIOB0_1 SCS60_1	т
TIOB0_1 SCS60_1	т
SCS60_1	т
MIQCIA/CG 1	т
MI2SWSE 1	т
INT03_2	'
WKUP4	
COM7	
SEG43	
P31	
TIOB1_1	
SCK6_1	
15 10 10 MI2SCK6_1 M	S
INT04_2	
COM6	
SEG42	
P32	
TIOB2_1	
SOT6_1	
16 11 11 MI2SDO6_1 M	S
INT05_2	
COM5	
SEG41	
P33	
TIOB3_1	
SIN6_1	
17 12 12 MI2SDI6_1 M	S
INT04_0	3
ADTG_6	
COM4	
SEG40	
P34	
SCS61_1	
18 13 - <u>SC301_1</u> I FRCK0_0	I
TIOB4_1	
P35	
SCS62_1	
19 14 - IC03_0 L	S
11OB3_1	3
INT08_1	
SEG37	
P36	
IC02_0	
20 15 - <u>SIN5_2</u> I	N
INT09_1	
WKUP11	
P37	
IC01_0	
SOT5_2	J
INT10_1	



	Pin No.		-		D. C T	
LQFP-120	LQFP-100	LQFP-80	Pin Name	I/O Circuit Type	Pin State Type	
			P38			
22	17		IC00_0	F		
22	17	-	SCK5_2	Г	J	
			INT11_1			
			P39			
			DTTI0X_0			
23	18	13	TIOB4_0	N	S	
20	10	10	ADTG_2	11		
			INT06_0			
			COM3			
			P3A			
			RTO00_0			
			TIOA0_1			
24	19	14	RTCCO_2	N	S	
			SUBOUT_2			
			IC1_CIN_0			
			INT07_0			
			COM2			
			P3B			
05	00	45	RTO01_0	.,	5	
25	20	15	TIOA1_1	N	Р	
			IC1_DATA_0			
			COM1			
			P3C			
			RTO02_0			
26	21	16	TIOA2_1	N	S	
			INT18_2			
			IC1_RST_0			
			COM0 P3D			
			RTO03_0			
27	22	17	TIOA3_1	L	Р	
21	22	17	IC1_VPEN_0	1 -		
			SEG36			
			P3E			
			RTO04_0			
			TIOA4_1			
28	23	18	IC1_VCC_0	L	Т	
20	20		INT19_2	_		
			WKUP8			
			SEG35			
			P3F			
			RTO05_0			
29	24	19	TIOA5_1	L	Р	
			IC1_CLK_0	1		
			SEG34			
30	25	20	VSS	-	-	
31	26	-	VCC	-	-	
			P40			
			TIOA0_0			
32	27 -	27 - IC0_CLK_1		F	J	
			INT12_1			
			SIN1_2			



Pin No.			Din Noves	I/O Circuit Toras	Din State Tune	
LQFP-120	LQFP-100	LQFP-80	Pin Name	I/O Circuit Type	Pin State Type	
			P1A			
			SIN4_1			
70	66	EG	IC01_1	P	V	
76	66	56	INT05_1]	V	
			AN10			
			SEG17			
			P1B			
			SOT4_1			
77	67	57	IC02_1	- P	V	
			INT20_2			
			AN11			
			SEG16 P1C			
			SCK4_1			
			IC03_1			
78	68	-	INT21_2	- P	V	
			AN12			
			SEG15			
			P1D			
			CTS4_1			
70	00		DTTIOX_1		.,	
79	69	-	INT22_2	- P	V	
			AN13			
			SEG14			
			P1E			
			RTS4_1			
80	FRCK0_1		Н	1		
80	70	-	ADTG_5		L	
			INT23_2			
			AN14			
			P28			
81	_	_	RTO05_1	F	I	
			TIOB6_2			
			ADTG_4			
			P27			
82			RTO04_1 TIOA6_2	G		
02	-	-	INT02_2	_	L,	
			AN15			
			P26			
83	_	_	SCK2_1	F	1	
			RTO03_1	<u>.</u>		
			P25			
84	-	-	SOT2_1	F	1	
			RTO02_1			
			P24			
0 <i>E</i>			SIN2_1	┦ -	ı	
85	-	-	RTO01_1	F	J	
			INT17_1			
			P23			
			SCK0_0			
86	71	58	TIOA7_1	Р	К	
00	''	30	RTO00_1	'		
			AN16			
	<u> </u>		SEG13			



List of Pin Functions

The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

Pin Function	Pin Name	Function Description		Pin No.	
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	LQFP-80
	ADTG_0		99	84	66
	ADTG_1		7	7	7
	ADTG_2		23	18	13
	ADTG_3	A/D converter external trigger	114	94	74
	ADTG_4	input pin	81	-	-
_	ADTG_5	<u> </u>	80	70	-
_	ADTG_6		17	12	12
_	ADTG_7		35	30	-
	AN00	<u>_</u>	62	52	42
	AN01		63	53	43
	AN02		64	54	44
	AN03		65	55	45
	AN04		66	56	46
	AN05		67	57	47
ADC	AN06	7	68	58	48
_	AN07		69	59	49
	AN08		74	64	54
	AN09	A/D	75	65	55
	AN10	A/D converter analog input pin. ANxx describes ADC ch.xx.	76	66	56
	AN11	Alvax describes ADC cri.xx.	77	67	57
	AN12		78	68	-
	AN13		79	69	-
	AN14		80	70	-
	AN15		82	-	-
	AN16		86	71	58
	AN17		87	72	59
	AN18		88	73	60
	AN19		89	74	-
	AN20		97	82	-
	AN21		98	83	-
	AN22		99	84	66
	AN23		100	85	-
T	TIOA0_0		32	27	-
	TIOA0_1	Base timer ch.0 TIOA pin	24	19	14
Base Timer 0	TIOA0_2		100	85	-
Dase IIIIei U	TIOB0_0		47	42	32
	TIOB0_1	Base timer ch.0 TIOB pin	14	9	9
	TIOB0_2		101	86	-



Pin Function	Pin Name	Function Description	LQFP-120	Pin No. LQFP-100	LQFP-80
	DTTI0X_0	Input signal of waveform generator	23	18	13
	DTTI0X_1	controlling RTO00 to RTO05 outputs of	79	69	-
	DTTI0X_2	Multi-function Timer 0.	115	95	75
	FRCK0_0		18	13	-
	FRCK0_1	16-bit free-run timer ch.0 external clock input pin.	80	70	-
	FRCK0_2		63	53	43
_	IC00_0		22	17	-
	IC00_1		75	65	55
	IC00_2		64	54	44
	IC01_0		21	16	-
	IC01_1		76	66	56
	IC01_2	16-bit input capture input pin of Multi-function	65	55	45
	IC02_0	timer 0.	20	15	-
	IC02_1	ICxx describes channel number.	77	67	57
	IC02_2	- - - -	66	56	46
	IC03_0		19	14	-
	IC03_1		78	68	-
	IC03_2	7	67	57	47
Multi-function	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0.	24	19	14
Timer 0	RTO00_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output mode.	86	71	58
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0.	25	20	15
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output mode.	85	-	-
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0.	26	21	16
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output mode.	84	-	-
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0.	27	22	17
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output mode.	83	-	-
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0.	28	23	18
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output mode.	82	-	-
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0.	29	24	19
	RTO05_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output mode.	81	-	-
	IGTRG0_0	PPG IGBT mode external trigger input pin	48	43	33
	IGTRG0_1		116	96	76



7. Handling Devices

Power Supply Pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin near this device.

Stabilizing Supply Voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

■Surface mount type

Size: More than 3.2 mm x 1.5 mm

Load capacitance: Approximately 6 pF to 7 pF

■Lead type

Load capacitance: Approximately 6 pF to 7 pF



Memory Map (2)

	S6E1B86G			S6E1B84G	
0x2008_0000			0x2008_0000		1
- 1	Reserved			Reserved	
0x2001_0000			0x2001_0000		
0x2000_F000	SRAM 4 Kbytes		0x2000_F000	SRAM 4 Kbytes	
0,2000_1 000	<u> </u>		0,2000_1 000_	SRAM	1
	SRAM 60 Kbytes		0x2000_8000	28 Kbytes	-
0x2000_0000	001109100				
_					
				Reserved	
_	Reserved				
0x0010_4000			0x0010_4000		
0x0010_2000 0x0010_0000	CR trimming Security		0x0010_2000 0x0010_0000	CR trimming Security	-
	Reserved		_ [,	
0x0008_C000					
				Reserved	
		(Ji	0x0004_C000		
	SA6-13 (8 KBx8)	Flash 560 Kbytes			
		sh ɔytes		SA6-9 (8 KBx4)	Hash 304 Kbytes
					Hash 4 Kbyt
					J ⋧ ⁻

^{*:} See "S6E1B8 Series Flash Programming Manual" to check details of the Flash memory.



11.2 Recommended Operating Conditions

 $(V_{SS}=AV_{SS}=0.0 V)$

Parameter	Symbol	Symbol Conditions Va		lue	Unit	Remarks
Parameter	Syllibol			Max	Ullit	Remarks
			1.65 * ⁵	3.6	V	*1
Power supply voltage	Vcc	-	2.2	3.6	V	*2
			3.0	3.6	V	*3
LCD input voltage	V/	-	2.2	V _{CC}	V	No booster used
LCD Input voltage	V_{VV4}	-	2.2	4.7	V	Booster is used
LCD External Capacitor *6	$\begin{array}{c} C_{f}, C_{VV1}, \\ C_{VV2}, C_{VV3}, \\ C_{VV4} \end{array}$	-	0.5	1.3	μF	Booster is used
Sub Oscillation frequency *7	Fin	-	-	-	kHz	Typical is 32.768 kHz
Analog power supply voltage	AV _{CC}	-	1.65	3.6	V	AV _{CC} =V _{CC}
A mala marfa man an walto ma	AVRH	-	2.7	AV _{CC}	V	AV _{CC} ≥ 2.7 V
Analog reference voltage			AV _{CC}	AV _{CC}	V	$AV_{CC} < 2.7 V$
	AVRL	-	AVss	AVss	V	
Smoothing capacitor	Cs	-	1	10	μF	For regulator*4
Operating temperature	T _A	-	- 40	+ 105	°C	

^{*1:} When LCD Controller is not used.

<WARNING>

- 1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- 2. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
- 3. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
- 4. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} When LCD Controller is used.

^{*3:} When P0C/UDP0 and P0B/UDM0 pins are used as USB (UDP0, UDM0).

^{*4:} See "C Pin" in "7. Handling Devices" for the connection of the smoothing capacitor.

^{*5:} In between less than the minimum power supply voltage reset / interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.

^{*6:} LCD external capacitor between VVx to VSS, and between C0 and C1.

^{*7:} If a Booster is used, Sub OSC should provide operation clock at typically 32.768 kHz.



Parameter	Symbol	C	onditions	Va	alue	Unit	Remarks
Faranietei	(Pin Name)	C		Тур	Max	Oill	Remarks
			T_A =25°C V_{CC} =3.0V 32 kHz Crystal oscillation	0.9	TBD	μΑ	*1
		RTC operation	T_A =25°C V_{CC} =1.65 V 32 kHz Crystal oscillation	0.8	TBD	μΑ	*1
	I _{CCVBAT} (VBAT)		T_A =105°C V_{CC} =3.6V 32 kHz Crystal oscillation	-	TBD	μΑ	*1
			T _A =25°C V _{CC} =3.0V	0.05	TBD	μΑ	*1
		RTC stop	T _A =25°C V _{CC} =1.65 V	0.02	TBD	μΑ	*1
			T _A =105°C V _{CC} =3.6V	-	TBD	μΑ	*1

^{*1:} All ports are fixed.




11.3.3.2 LCD Characteristic With Booster

Recommended LCD Operation Conditions With Booster


 $(V_{CC} = AV_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$


Parameter	Symbol	Pin		Value		Unit	Remarks
i arameter	Gyillooi	Name	Min	Тур	Max	Oiiit	Kemarks
Voltage correlation	VCC-VV 1	VCC,VV1	0.35	-	-	V	VCC-VV1 must be larger than 0.35 V
External input tolerant voltage	V _{tole}	VV1,VV2 ,VV3,VV 4,C0,C1	0	-	5.5	V	
Operating frequency	f _{IN}	-	-	32.76 8	-	kHz	Crystal oscillator
External Capacitor	$C_{f},C_{VV1},\\C_{VV2},C_{VV3}\\\C_{VV4}$	VV1,VV2 ,VV3,VV 4,C0,C1	0.5	1	1.3	μF	
LCD capacitor	C _{LCD/1COM}	-	ı	1.25	8	μF	
Frame period	t _{FRAME}	-	1/150	-	1/30	s	



LCD Booster 1/4 mode (BIAS[1:0]=2'b10)









SPI (SPI=1, SCINV=0)

 $(V_{CC}=AV_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=AV_{SS}=0 \text{ V}, T_{A}=-40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	V _{CC} < 2	2.7 V	V _{cc} ≥ 2	2.7 V	Unit
	Syllibol	Name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup time$	t _{IVSLI}	SCKx, SINx	Master mode	60	-	50	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
$SOT \rightarrow SCK \downarrow delay time$	t _{SOVLI}	SCKx, SOTx		2 t _{CYCP} - 30	-	2 t _{CYCP} - 30	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx		t _{CYCP} +10	-	t _{CYCP} +10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx, SOTx		-	65	-	52	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above AC characteristics are for clock synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram ".
- The characteristics are only applicable when the relocate port numbers are the same.
 For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L=30 pF



When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=1)

 $(V_{CC}=AV_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=AV_{SS}=0 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Conditions	V _{cc} < 2	2.7 V	V _{CC} ≥ 2	V _{CC} ≥ 2.7 V	
	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↓→SCK↓ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↑ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↓→SCK↓ setup time	tcsse		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↑→SCS↑ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↓→SOT delay time	t _{DSE}		-	55	-	43	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns

^{*1:} CSSU bit value × serial chip select timing operating clock cycle.

Notes:

- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram ".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.
- When the external load capacitance C_L=30 pF.

^{*2:} CSHD bit value x serial chip select timing operating clock cycle.

^{*3:} CSDS bit value × serial chip select timing operating clock cycle.

Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.



When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=0)

 $(V_{CC}=AV_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=AV_{SS}=0 \text{ V}, T_{A}=-40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥ 2	V _{CC} ≥ 2.7 V		
	Symbol	Conditions	Min	Max	Min	Max	Unit	
SCS↑→SCK↑ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns	
SCK↓→SCS↓ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns	
SCS deselect time	t _{CSDI}		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns	
SCS↑→SCK↑ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns	
SCK↓→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns	
SCS deselect time	t _{CSDE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns	
SCS↑→SOT delay time	t _{DSE}		-	55	-	43	ns	
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns	

^{*1:} CSSU bit value × serial chip select timing operating clock cycle.

Notes:


- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram ".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.
- When the external load capacitance C_L=30 pF.


^{*2:} CSHD bit value x serial chip select timing operating clock cycle.

^{*3:} CSDS bit value × serial chip select timing operating clock cycle.

Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.










11.4.10 External Input Timing

 $(V_{CC}=AV_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=AV_{SS}=0 \text{ V}, T_{A}=-40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
Farameter Symb	Symbol	riii Naiile	Conditions	Min	Max	Unit	Remarks
		ADTGx					A/D converter trigger input
		FRCKx	-	2 t _{CYCP} *1	-	ns	Free-run timer input clock
Input pulse width	t _{INH} , t _{INL}	ICxx					Input capture
input puise width	TINH, TINE	DTTIxX	-	2 t _{CYCP} *1	-	ns	Wave form generator
		INITion NIMIV	*2	2 t _{CYCP} +100*1	-	ns	External interrupt,
		INTxx, NMIX	*3	500	-	ns	NMI
		WKUPx	*4	500	-	ns	Deep standby wake up

^{*1:} t_{CYCP} represents the APB bus clock cycle time.
For the number of the APB bus to which the Multi-function Timer is connected and that of the APB bus to which the External Interrupt Controller is connected, see "8. Block Diagram".

- *2: In Run mode and Sleep mode
- *3: In Timer mode and RTC mode and Stop mode
- *4: In Deep Standby RTC mode and Deep Standby Stop mode






11.4.12 LS Timing

 $(V_{CC}=AV_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=AV_{SS}=0 \text{ V}, T_{A}=-40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$


Parameter	Symbol	Pin Name	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥	V _{CC} ≥ 2.7 V	
i arailletei	Syllibol	FIII Naille	Conditions	Min	Max	Min	Max	Unit
MI2SCK max frequency*1	f _{MI2SCK}	MI2SCKx		-	6.144	ı	6.144	MHz
I ² S clock cycle time* ¹	t _{ICYC}	MI2SCKx		4 t _{CYCP}	-	4 t _{CYCP}	ı	ns
I ² S clock Duty cycle	Δ	MI2SCKx		45%	55%	45%	55%	
MI2SCK↓ → MI2SWS delay time	4	MI2SCKx,		20	130	-20	+20	ns
IVII25CK ↓ → IVII25VV3 delay time	tswdt	MI2SWSx		-30 +30	-20	720	115	
MI2SCK↓ → MI2SDO delay time	+	MI2SCKx,		-30	+30	-20	+20	ns
IVIIZOCK \$ 7 IVIIZODO delay tillie	t _{SDDT}	MI2SDOx	C _L =30 pF	-30	+30	-20	TZU	113
MI2SDI → MI2SCK ↑ setup	t _{DSST}	MI2SCKx,		50	_	36	_	ns
time	USST	MI2SDIx		30	_	30	_	113
MI2SCK ↑ → MI2SDI hold time	t	MI2SCKx,	· 1	0		ns		
IVIIZGER FIVIIZGEI Hold tillle	tsdht	MI2SDIx		U	-	O	-	115
MI2SCK falling time	t_{F}	MI2SCKx		-	5	ı	5	ns
MI2SCK rising time	t _R	MI2SCKx		-	5	-	5	ns

*1: I²S clock should meet the multiple of PCLK (t_{ICYC}) and the frequency less than f_{MI2SCK} meantime. The detail information please refer to Chapter I²S of Communication Macro Part of Peripheral Manual.






- *3 : The output drive capability of the driver is below 0.3 V at Low-state (VoL) (to 3.6 V and 1.5 k Ω load), and 2.8 V or above (to the VSS and 1.5 k Ω load) at high-state (VoH)
- *4: The cross voltage of the external differential output signal (D+ / D-) of USB I/O buffer is within 1.3 V to 2.0 V.



*5: The indicate rising time (Trise) and falling time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ±10% to minimize RFI emission.



*6 : USB Full-speed connection is performed via twist pair cable shield with 90 Ω ± 15% characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from 28Ω to 44Ω . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with 25 Ω to 33 Ω (recommendation value : 27 Ω) series resistor Rs.



11.7 Low-Voltage Detection Characteristics

11.7.1 Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbol	Conditions		Value	Unit	Remarks	
	Syllibol		Min	Тур	Max	Ollit	Remarks
Detected voltage	VDL	Fixed*1	1.38	1.50	1.60	V	When voltage drops
Released voltage	VDH	rixeu	1.43	1.55	1.65	V	When voltage rises
LVD stabilization wait time	t _{LVDW}	-	-		8160x t _{CYCP} *2	μs	
LVD detection delay time	t _{LVDDL}	-	-	-	200	μs	

^{*1:} The value of low voltage detection reset is always fixed.

^{*2:} t_{CYCP} indicates the APB1 bus clock cycle time.