



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 21x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l162rct6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of tables

Table 1.	Device summary	
Table 2.	Ultra-low power STM32L162xC device features and peripheral counts	. 10
Table 3.	Functionalities depending on the operating power supply range	. 14
Table 4.	CPU frequency range depending on dynamic voltage scaling	. 15
Table 5.	Functionalities depending on the working mode (from Run/active down to	
	standby)	. 16
Table 6.	V <sub>I CD</sub> rail decoupling	
Table 7.	Timer feature comparison	
Table 8.	Legend/abbreviations used in the pinout table	
Table 9.	STM32L162xC pin definitions	
Table 10.	Alternate function input/output	
Table 11.	Voltage characteristics	
Table 12.	Current characteristics	
Table 13.	Thermal characteristics.	
Table 14.	General operating conditions	
Table 15.	Embedded reset and power control block characteristics.	
Table 16.	Embedded internal reference voltage calibration values	
Table 17.	Embedded internal reference voltage	
Table 18.	Current consumption in Run mode, code with data processing running from Flash	
Table 19.	Current consumption in Run mode, code with data processing running from RAM	
Table 19.	Current consumption in Sleep mode	
Table 20.	Current consumption in Low-power run mode	
Table 21.	Current consumption in Low-power sleep mode	
Table 22. Table 23.	Typical and maximum current consumptions in Stop mode	
	· · · ·	
Table 24.	Typical and maximum current consumptions in Standby mode	
Table 25.		
Table 26.	Low-power mode wakeup timings	
Table 27.	High-speed external user clock characteristics.	
Table 28.	Low-speed external user clock characteristics	
Table 29.	HSE oscillator characteristics	
Table 30.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 31.	HSI oscillator characteristics.	
Table 32.	LSI oscillator characteristics	
Table 33.	MSI oscillator characteristics	
Table 34.	PLL characteristics	
Table 35.	RAM and hardware registers	
Table 36.	Flash memory and data EEPROM characteristics	
Table 37.	Flash memory and data EEPROM endurance and retention	
Table 38.	EMS characteristics	
Table 39.	EMI characteristics	
Table 40.	ESD absolute maximum ratings	
Table 41.	Electrical sensitivities	
Table 42.	I/O current injection susceptibility	
Table 43.	I/O static characteristics	
Table 44.	Output voltage characteristics	81
Table 45.	I/O AC characteristics	82
Table 46.	NRST pin characteristics	83
Table 47.	TIMx characteristics	84



• **Stop** mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8  $\mu$ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

• **Standby** mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

• Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60  $\mu$ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

*Note:* The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

	Functionalities depending on the operating power supply range				
Operating power supply range	DAC and ADC operation		Dynamic voltage scaling range	I/O operation	
V <sub>DD</sub> = V <sub>DDA</sub> = 1.65 to 1.71 V	Not functional	Not functional	Range 2 or Range 3	Degraded speed performance	
$V_{DD} = V_{DDA} = 1.71$ to 1.8 V <sup>(1)</sup>	Not functional	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance	
$V_{DD} = V_{DDA} = 1.8 \text{ to } 2.0 \text{ V}^{(1)}$	Conversion time up to 500 Ksps	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance	



	Functionalities depending on the operating power supply range			
Operating power supply range	pply DAC and ADC USB Dynamic voltage I/O operation			I/O operation
$V_{DD} = V_{DDA} = 2.0$ to 2.4 V	Conversion time up to 500 Ksps	Functional <sup>(2)</sup>	Range 1, Range 2 or Range 3	Full speed operation
$V_{DD} = V_{DDA} = 2.4$ to 3.6 V	Conversion time up to 1 Msps	Functional <sup>(2)</sup>	Range 1, Range 2 or Range 3	Full speed operation

#### Table 3. Functionalities depending on the operating power supply range (continued)

 CPU frequency changes from initial to final must respect "F<sub>CPU</sub> initial < 4\*F<sub>CPU</sub> final" to limit V<sub>CORE</sub> drop due to current consumption peak when frequency increases. It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, the user can switch from 4.2 MHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.


2. Should be USB compliant from I/O voltage standpoint, the minimum  $\rm V_{DD}$  is 3.0 V.

### Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3



### STM32L162VC, STM32L162RC







DocID022881 Rev 10

## 3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization.

A time stamp can record an external event occurrence, and generates an interrupt.

There are thirty-two 32-bit backup registers provided to store 128 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.


## 3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

### External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.

## 6.1.7 Optional LCD power supply scheme




### Figure 10. Optional LCD power supply scheme

- 1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.
- 2. Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

## 6.1.8 Current consumption measurement

### Figure 11. Current consumption measurement scheme





## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V <sub>DD</sub> –V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on five-volt tolerant pin	V <sub>SS</sub> –0.3	V <sub>DD</sub> +4.0	V
VIN	Input voltage on any other pin	V <sub>SS</sub> –0.3	4.0	
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	- 50		mV
V <sub>SSX</sub> –V <sub>SS</sub>	Variations between all different ground pins <sup>(3)</sup>	ons between all different ground pins <sup>(3)</sup> - 50		
V <sub>REF+</sub> –V <sub>DDA</sub>	Allowed voltage difference for V <sub>REF+</sub> > V <sub>DDA</sub>	- 0.4		V
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3.11		

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum must always be respected. Refer to Table 12 for maximum allowed injected current values.

3. Include  $V_{REF-}$  pin.

### Table 12. Current characteristics

Symbol	Ratings		Unit
$I_{VDD(\Sigma)}$	Total current into sum of all $V_{DD_x}$ power lines (source) <sup>(1)</sup>	100	
$I_{VSS(\Sigma)}^{(2)}$	Total current out of sum of all $V_{SS_x}$ ground lines $(sink)^{(1)}$		
I <sub>VDD(PIN)</sub>	Maximum current into each V <sub>DD_x</sub> power pin (source) <sup>(1)</sup>	70	
I <sub>VSS(PIN)</sub>	Maximum current out of each VSS_x ground pin (sink) <sup>(1)</sup>	-70	
	Output current sunk by any I/O and control pin	25	
I <sub>IO</sub>	Output current sourced by any I/O and control pin	- 25	mA
51	Total output current sunk by sum of all IOs and control pins <sup>(2)</sup>	60	
ΣΙ <sub>ΙΟ(ΡΙΝ)</sub>	Total output current sourced by sum of all IOs and control pins <sup>(2)</sup>	-60	
(3)	Injected current on five-volt tolerant I/O <sup>(4)</sup> , RST and B pins	-5/+0	
I <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on any other pin <sup>(5)</sup>	± 5	
ΣΙ <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

3. Negative injection disturbs the analog performance of the device. See note in Section 6.3.17.



## 6.3.3 Embedded internal reference voltage

The parameters given in *Table 17* are based on characterization results, unless otherwise specified.

Calibration value name	Description	Memory address			
VREFINT_CAL	Raw data acquired at temperature of 30 °C ±5 °C V <sub>DDA</sub> = 3 V ±10 mV	0x1FF8 00F8 - 0x1FF8 00F9			

## Table 16. Embedded internal reference voltage calibration values

Symbol	Parameter Conditions		Min	Тур	Max	Unit
V <sub>REFINT out</sub> <sup>(1)</sup>	Internal reference voltage	– 40 °C < T <sub>J</sub> < +110 °C	1.202	1.224	1.242	V
I <sub>REFINT</sub>	Internal reference current consumption	-	-	1.4	2.3	μA
T <sub>VREFINT</sub>	Internal reference startup time	-	-	2	3	ms
V <sub>VREF_MEAS</sub>	V <sub>DDA</sub> and V <sub>REF+</sub> voltage during V <sub>REFINT</sub> factory measure	-	2.99	3	3.01	V
A <sub>VREF_MEAS</sub>	Accuracy of factory-measured V <sub>REF</sub> value <sup>(2)</sup>	Including uncertainties due to ADC and V <sub>DDA</sub> /V <sub>REF+</sub> values	-	-	±5	mV
T <sub>Coeff</sub> <sup>(3)</sup>	Temperature coefficient	–40 °C < T <sub>J</sub> < +110 °C	-	25	100	ppm/° C
A <sub>Coeff</sub> <sup>(3)</sup>	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V <sub>DDCoeff</sub> <sup>(3)</sup>	Voltage coefficient	3.0 V < V <sub>DDA</sub> < 3.6 V	-	-	2000	ppm/V
T <sub>S_vrefint</sub> <sup>(3)</sup>	ADC sampling time when reading the internal reference voltage	-	4	-	-	μs
T <sub>ADC_BUF</sub> <sup>(3) (4)</sup>	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I <sub>BUF_ADC</sub> <sup>(3)</sup>	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μA
I <sub>VREF_OUT</sub> <sup>(3)</sup>	VREF_OUT output current <sup>(5)</sup>	-	-	-	1	μA
C <sub>VREF_OUT</sub> <sup>(3)</sup>	VREF_OUT output load	-	-	-	50	pF
I <sub>LPBUF</sub> <sup>(3)</sup>	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V <sub>REFINT_DIV1</sub> <sup>(3)</sup>	1/4 reference voltage	-	24	25	26	%
V <sub>REFINT_DIV2</sub> <sup>(3)</sup>	1/2 reference voltage	-	49	50	51	V <sub>REFIN</sub>
V <sub>REFINT_DIV3</sub> <sup>(3)</sup>	3/4 reference voltage	-	74	75	76	т

### Table 17. Embedded internal reference voltage

1. Guaranteed by test in production.

2. The internal  $V_{\text{REF}}$  value is individually measured in production and stored in dedicated EEPROM bytes.

3. Guaranteed by characterization results.

4. Shortest sampling time can be determined in the application by multiple iterations.

DocID022881 Rev 10



5. To guarantee less than 1% VREF\_OUT deviation.

### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 11: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to the Dhrystone 2.1 code, unless otherwise specified. The current consumption values are derived from tests performed under ambient temperature  $T_A = 25$  °C and  $V_{DD}$  supply voltage conditions summarized in *Table 14: General operating conditions*, unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on f<sub>HCLK</sub> frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled  $f_{APB1} = f_{APB2} = f_{AHB}$ .
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSCI\_IN input follows the characteristic specified in *Table 27: High-speed external user clock characteristics*.
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6$  V is applied to all supply pins.
- For typical current consumption V<sub>DD</sub> = V<sub>DDA</sub> = 3.0 V is applied to all supply pins if not specified otherwise.



Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
				1 MHz	215	400	
			Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	2 MHz	400	600	μA
				4 MHz	725	960	
		$f_{HSE} = f_{HCLK}$ up to 16		4 MHz	0.915	1.1	
		MHz included, f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above 16 MHz	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	8 MHz	1.75	2.1	mA
	Cumple	(PLL ON) <sup>(2)</sup>	PLL ON) <sup>(2)</sup>	16 MHz	3.4	3.9	
I <sub>DD</sub>	Supply IDD current in		Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	8 MHz	2.1	2.8	
(Run from	Run mode, code			16 MHz	4.2	4.9	
Flash)	executed			32 MHz	8.25	9.4	
from Flash	HSI clock source (16	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	3.5	4		
	MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	8.2	9.6		
	MS	MSI clock, 65 kHz	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	65 kHz	40.5	110	
		MSI clock, 524 kHz		524 kHz	125	190	μA
		MSI clock, 4.2 MHz		4.2 MHz	775	900	

### Table 18. Current consumption in Run mode, code with data processing running from Flash

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).





Symbol	Parameter	с	onditions	i	Тур	Max <sup>(1)</sup>	Unit			
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 1.8 \text{ V}$	1.15	-				
			LCD	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.4	-				
				T <sub>A</sub> = 55°C	2	-				
		RTC clocked by LSI or LSE external clock		T <sub>A</sub> = 85°C	3.4	10				
				T <sub>A</sub> = 105°C	6.35	23				
		(32.768kHz),	LCD	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.55	6				
		regulator in LP mode, HSI and HSE OFF	ON	T <sub>A</sub> = 55°C	2.15	7				
		(no independent	(static duty) <sup>(2)</sup>	T <sub>A</sub> = 85°C	3.55	12				
		watchdog)	uuty)	T <sub>A</sub> = 105°C	6.3	27				
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	3.9	10				
			LCD ON (1/8	T <sub>A</sub> = 55°C	4.65	11	- Αμ			
	Supply current in		duty) <sup>(3)</sup>	T <sub>A</sub> = 85°C	6.25	16				
				T <sub>A</sub> = 105°C	9.1	44				
		RTC clocked by LSE	LCD OFF	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.5	-				
I <sub>DD</sub> (Stop with RTC)	Stop mode with RTC			T <sub>A</sub> = 55°C	2.15	-				
with ref of	enabled			T <sub>A</sub> = 85°C	3.7	-				
				T <sub>A</sub> = 105°C	6.75	-	-			
			LCD ON (static duty) <sup>(2)</sup>	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.6	-				
				T <sub>A</sub> = 55°C	2.3	-				
				T <sub>A</sub> = 85°C	3.8	-				
		external quartz (32.768kHz),	uuty)	T <sub>A</sub> = 105°C	6.85	-				
		regulator in LP mode,		$T_A = -40^{\circ}C$ to $25^{\circ}C$	4	-				
		HSI and HSE OFF (no independent	LCD ON (1/8	T <sub>A</sub> = 55°C	4.85	-				
		watchdog <sup>(4)</sup>	duty) <sup>(3)</sup>	T <sub>A</sub> = 85°C	6.5	-				
				T <sub>A</sub> = 105°C	9.1	-	1			
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 1.8V$	1.2	-				
						LCD OFF		$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 3.0V$	1.5	-
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 3.6V$	1.75	-				

Table 23. Typical and maximum current consum	ntions in Ston mode
Table 25. Typical and maximum current consum	phons in Stop mode



Symbol	Parameter	Condit	tions	Тур	Max <sup>(1)</sup>	Unit
			T <sub>A</sub> = -40 °C to 25 °C V <sub>DD</sub> = 1.8 V	0.905	-	
		RTC clocked by LSI (no	$T_A$ = -40 °C to 25 °C	1.15	1.9	
		independent watchdog)	T <sub>A</sub> = 55 °C	1.5	2.2	
			T <sub>A</sub> = 85 °C	1.750	4	
l <sub>DD</sub> (Standby)	Supply current in		T <sub>A</sub> = 105 °C	2.1	8.3 <sup>(2)</sup>	
(Standby with RTC)	-		T <sub>A</sub> = -40 °C to 25 °C V <sub>DD</sub> = 1.8 V	0.98	-	
		RTC clocked by LSE external quartz (no independent watchdog) <sup>(3)</sup>	$T_A = -40 \ ^\circ C$ to 25 $^\circ C$	1.3	-	
			T <sub>A</sub> = 55 °C	1.7	-	μΑ
			T <sub>A</sub> = 85 °C	2.05	-	
			T <sub>A</sub> = 105 °C	2.45	-	
		Independent watchdog and LSI enabled	$T_A = -40 \ ^\circ C \text{ to } 25 \ ^\circ C$	1	1.7	
I <sub>DD</sub>	Supply current in		$T_A$ = -40 °C to 25 °C	0.29	0.6	
(Standby)	Standby mode (RTC disabled)	Independent watchdog	T <sub>A</sub> = 55 °C	0.345	0.9	
		and LSI OFF	T <sub>A</sub> = 85 °C	0.575	2.75	
			T <sub>A</sub> = 105 °C	1.45	7 <sup>(2)</sup>	
I <sub>DD</sub> (WU from Standby)	Supply current during wakeup time from Standby mode	-	T <sub>A</sub> = -40 °C to 25 °C	1	-	mA

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

 Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on



### Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a low-speed external clock source, and under the conditions summarized in *Table 14*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency		1	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	v
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	v
t <sub>w(LSEH)</sub> t <sub>w(LSEL)</sub>	OSC32_IN high or low time		465	-	-	ns
t <sub>r(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN rise or fall time		-	-	10	115
C <sub>IN(LSE)</sub>	OSC32_IN input capacitance	-	-	0.6	-	pF

 Table 28. Low-speed external user clock characteristics<sup>(1)</sup>

1. Guaranteed by design.




Figure 13. Low-speed external clock source AC timing diagram

## High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 29*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



## 6.3.13 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under the conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N/		TC and FT I/O	-	-	0.3 V <sub>DD</sub> <sup>(1)(2)</sup>	
$V_{IL}$	Input low level voltage	BOOT0	-	-	0.14 V <sub>DD</sub> <sup>(2)</sup>	
		TC I/O	0.45 V <sub>DD</sub> +0.38 <sup>(2)</sup>	-	-	
$V_{\text{IH}}$	Input high level voltage	FT I/O	0.39 V <sub>DD</sub> +0.59 <sup>(2)</sup>	-	-	V
		BOOT0	0.15 V <sub>DD</sub> +0.56 <sup>(2)</sup>	-	-	
V	I/O Schmitt trigger voltage	TC and FT I/O	-	10% V <sub>DD</sub> <sup>(3)</sup>	-	
V <sub>hys</sub>	hysteresis <sup>(2)</sup>	BOOT0	-	0.01	-	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with LCD	-	-	±50	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with analog switches	-	-	±50	
l <sub>lkg</sub>	Input leakage current <sup>(4)</sup>	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with analog switches and LCD	-	-	±50	nA
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with USB	-	-	±250	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> TC and FT I/Os	-	-	±50	
		FT I/O V <sub>DD</sub> ≤V <sub>IN</sub> ≤5V	-	-	±10	μA
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)(1)</sup>	$V_{IN} = V_{SS}$	30	45	60	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	30	45	60	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

Table 43.	I/O static	characteristics
		onunuotonistios

1. Guaranteed by test in production

2. Guaranteed by design.

3. With a minimum of 200 mV.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).



### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 16* and *Table 45*, respectively.

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the conditions summarized in *Table 14*.

OSPEEDRx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
	f	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	400	kHz
00	f <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	400	KI IZ
00	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	625	ns
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	625	115
	f	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	2	MHz
01	f <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	1	
01	t <sub>f(IO)out</sub>	Output rise and fall time	$C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	125	20
t <sub>r(IO)out</sub>		$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	250	ns	
	-	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	10	MHz
10	F <sub>max(IO)out</sub>	Maximum nequency (*)	$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	2	
10	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	25	-
	t <sub>r(IO)out</sub>	Output rise and fall time	$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	125	ns
	-	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	50	MHz
11	F <sub>max(IO)out</sub>	Maximum nequency (*)	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	8	
11	t <sub>f(IO)out</sub>		C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	5	
	t <sub>r(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	30	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	8	-	ns

Table 45. I/O AC	characteristics <sup>(1)</sup>
------------------	--------------------------------

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L151xx, STM32L152xx and STM32L162xx reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in *Figure 16*.

### **SPI** characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in *Table 14*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
_		Master mode	-	16	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	-	16	MHz
~~C(SCK)		Slave transmitter	-	12 <sup>(3)</sup>	
$t_{r(SCK)}^{(2)}$ $t_{f(SCK)}^{(2)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4t <sub>HCLK</sub>	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2t <sub>HCLK</sub>	-	
t <sub>w(SCKH)</sub> <sup>(2)</sup> t <sub>w(SCKL)</sub> <sup>(2)</sup>	SCK high and low time	Master mode	t <sub>SCK</sub> /2-5	t <sub>SCK</sub> /2+3	
$t_{su(MI)}^{(2)}$	- Data input setup time	Master mode	5	-	
t <sub>su(SI)</sub> <sup>(2)</sup>	- Data input setup time	Slave mode	6	-	
t <sub>h(MI)</sub> <sup>(2)</sup>	Data input hold time	Master mode	5	-	ns
t <sub>h(SI)</sub> <sup>(2)</sup>	Data input hold time	Slave mode	5	-	
t <sub>a(SO)</sub> <sup>(4)</sup>	Data output access time	Slave mode	0	3t <sub>HCLK</sub>	
t <sub>v(SO)</sub> (2)	Data output valid time	Slave mode	-	33	
t <sub>v(MO)</sub> <sup>(2)</sup>	Data output valid time	Master mode	-	6.5	
t <sub>h(SO)</sub> <sup>(2)</sup>	Data output hold time	Slave mode	17	-	
t <sub>h(MO)</sub> <sup>(2)</sup>	- Data output noid time	Master mode	0.5	-	

Table 50. SPI characteristics<sup>(1)</sup>

1. The characteristics above are given for voltage range 1.

2. Guaranteed by characterization results.

 The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.



## 6.3.22 LCD controller

The device embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the V<sub>DD</sub> voltage. An external capacitor C<sub>ext</sub> must be connected to the V<sub>LCD</sub> pin to decouple this converter.

Symbol	Parameter	Min	Тур	Max	Unit
$V_{LCD}$	LCD external voltage	-	-	3.6	
V <sub>LCD0</sub>	LCD internal reference voltage 0	-	2.6	-	1
V <sub>LCD1</sub>	LCD internal reference voltage 1	-	2.73	-	1
$V_{LCD2}$	LCD internal reference voltage 2	-	2.86	-	Ī
$V_{LCD3}$	LCD internal reference voltage 3	-	2.98	-	V
$V_{LCD4}$	LCD internal reference voltage 4	-	3.12	-	
$V_{LCD5}$	LCD internal reference voltage 5	-	3.26	-	
$V_{LCD6}$	LCD internal reference voltage 6	-	3.4	-	
$V_{LCD7}$	LCD internal reference voltage 7	-	3.55	-	
C <sub>ext</sub>	V <sub>LCD</sub> external capacitance	0.1	-	2	μF
I <sub>LCD</sub> <sup>(1)</sup>	Supply current at $V_{DD}$ = 2.2 V	-	3.3	-	μA
	Supply current at $V_{DD}$ = 3.0 V	-	3.1	-	μΛ
R <sub>Htot</sub> <sup>(2)</sup>	Low drive resistive network overall value	5.28	6.6	7.92	MΩ
$R_L^{(2)}$	High drive resistive network total value	192	240	288	kΩ
V <sub>44</sub>	Segment/Common highest level voltage	-	-	$V_{LCD}$	V
V <sub>34</sub>	Segment/Common 3/4 level voltage	-	$3/4 V_{LCD}$	-	
V <sub>23</sub>	Segment/Common 2/3 level voltage	-	$2/3 V_{LCD}$	-	
V <sub>12</sub>	Segment/Common 1/2 level voltage	-	$1/2 V_{LCD}$	-	v
V <sub>13</sub>	Segment/Common 1/3 level voltage	-	1/3 V <sub>LCD</sub>	-	v
V <sub>14</sub>	Segment/Common 1/4 level voltage	-	1/4 V <sub>LCD</sub>	-	
V <sub>0</sub>	Segment/Common lowest level voltage	0	-	-	
$\Delta Vxx^{(3)}$	Segment/Common level voltage error $T_A = -40$ to 105 ° C	-	-	±50	mV

## Table 65. LCD controller characteristics

1. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

2. Guaranteed by design.

3. Guaranteed by characterization results.

# 9 Revision History

Date Revision Changes				
Date	Revision	Changes		
04-Apr-2012	1	Initial release.		
12-Oct-2012	2	Added Table 4: Functionalities depending on the working mode (from Run/active down to standby) and Table 3: ange depending on dynamic voltage scaling. Updated Section 3.10: ADC (analog-to-digital converter) to add Section 3.10.1: Temperature sensor and Section 3.10.2: Internal voltage reference (VREFINT). Updated Figure 3: STM32L162VC LQFP100 pinout. Changed FSMC_LBAR into FSMC_NADV, I2C1_SMBAI into I2C1_SMBA in Table 9: STM32L162XC pin definitions. Modified PB10/11/12 for AFIO4 alternate function, and replaced LBAR by NADV for AFIO12 in Table 10: Alternate function input/output. Removed caution note below Figure 8: Power supply scheme. Added Note 2 in Table 15: Embedded reset and power control block characteristics. Updated Table 22: Typical and maximum current consumptions in Stop mode and added Note 6. Updated Table 23: Typical and maximum current consumptions in Standby mode. Updated t <sub>WUSTOP</sub> in Table 1:. Updated Table 35: Flash memory and data EEPROM characteristics. Updated Table 25: Peripheral current consumption. Updated Table 25: Peripheral current consumption. Updated Table 25: Pi characteristics, added Note 1 and Note 3, and applied Note 2 to t <sub>r(SCK)</sub> , t <sub>r(SCK)</sub> , t <sub>w(SCKL)</sub> , t <sub>su(MI)</sub> , t <sub>su(SI)</sub> , t <sub>h(MI)</sub> , and t <sub>h(SI)</sub> . Added Table 50: I2S characteristics, Figure 21: I2S slave timing diagram (Philips protocol)(1) and Figure 22: I2S master timing diagram (Philips protocol)(1). Updated Table 60: Temperature sensor characteristics. Added Figure 34: Thermal resistance on page 109.		

## Table 72. Document revision history



Table 72. Document revision history (continued)			
Date	Revision	Changes	
06-Nov-2013	5 (continued)	Updated <i>Table 67: LQFP64, 10 x 10 mm 64-pin low-profile quad flat</i> <i>package mechanical data</i> and <i>Table 68: UFBGA100, 7 x 7 mm, 0.5</i> <i>mm pitch package mechanical data</i> exchange Min and Typ values inside columns. Updated <i>Chapter 8: Part numbering</i> (title). Added V <sub>DD</sub> = 1.71 to 1.8 V operating power supply range in <i>Table 5:</i> <i>Functionalities depending on the working mode (from Run/active down</i> <i>to standby)</i> Updated "SDA data hold time" and "SDA and SCL rise time" values and added "Pulse width of spikes that are suppressed by the analog filter" row in <i>Table 56: I<sup>2</sup>C characteristics</i> Updated the conditions in <i>Table 26: Low-power mode wakeup timings</i> . Removed ambiguity of "ambient temperature" in the electrical characteristics description.	
19-May-2014	6	Added package UFBGA100. Resistive load and capacitive load now abbreviated "RL" and "CL" respectively (instead of "RLOAD" and "CLOAD") throughout the document. Modified introduction of Section 2.2: Ultra-low-power device continuum. Updated Table 3: Functionalities depending on the operating power supply range. Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby). Added row V <sub>REF+</sub> –V <sub>DDA</sub> and updated I <sub>IO</sub> in Table 11: Voltage characteristics. Modified I <sub>IO</sub> maximum values in Table 12: Current characteristics. Added input voltage in Table 14: General operating conditions. Moved Table 17: Embedded internal reference voltage from Section 3.10.2: Internal voltage reference (VREFINT) to Section 6.3.3: Embedded internal reference voltage. Modified introduction of Section 6.3.4: Supply current characteristics. Updated all tables in Section 6.3.4: Supply current characteristics. Updated Table 27: High-speed external user clock characteristics. Updated Table 28: Low-speed external user clock characteristics. Updated Table 28: Low-speed external user clock characteristics. Modified Functional susceptibility to I/O current injection. Updated Table 43: I/O static characteristics. Updated Table 43: I/O static characteristics. Updated Table 44: Output voltage characteristics. Updated Table 45: NRST pin characteristics.	



Date	Revision	Changes
20-Aug-2015	9	Updated Table 9: STM32L162xC pin definitions ADC inputs.
		Updated <i>Table 17: Embedded internal reference voltage</i> temperature coefficient at 100ppm/°C.
		and table footnote 3: "guaranteed by design" changed by "guaranteed by characterization results".
		Updated <i>Table 64: Comparator 2 characteristics</i> new maximum threshold voltage temperature coefficient at 100ppm/°C.
10-Mar-2016	10	Updated cover page putting eight SPIs in the peripheral communication interface list.
		Updated <i>Table 2: Ultra-low power STM32L162xC device features and peripheral counts</i> SPI and I2S lines.
		Updated Table 40: ESD absolute maximum ratings CDM class.
		Updated all the notes, removing 'not tested in production'.
		Updated Table 11: Voltage characteristics adding note about $V_{REF-}$ pin.
		Updated <i>Table 5: Functionalities depending on the working mode (from Run/active down to standby)</i> LSI and LSE functionalities putting "Y" in Standby mode.
		Removed note 1 below Figure 2: Clock tree.

Table 72. Document revision history (continued)

