



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product StatusActiveCore ProcessorARM® Cortex®-M3Core Size32-Bit Single-CoreSpeed32MHzConnectivityI²C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O51Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12bOscillator TypeInternal |
|--|
| Core Size32-Bit Single-CoreSpeed32MHzConnectivityI²C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O51Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| Speed32MHzConnectivityI*C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, DMA, I*S, LCD, POR, PWM, WDTNumber of I/O51Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| ConnectivityI²C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O51Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| PeripheralsBrown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O51Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| Number of I/O51Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| EEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 21x12b; D/A 2x12b |
| Data Converters A/D 21x12b; D/A 2x12b |
| |
| Oscillator Type Internal |
| |
| Operating Temperature -40°C ~ 85°C (TA) |
| Mounting Type Surface Mount |
| Package / Case 64-LQFP |
| Supplier Device Package64-LQFP (10x10) |
| Purchase URL https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l162rct6tr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1 Device overview

Table 2. Ultra-low power STM32L162xC device features and peripheral counts

| Peripheral | | STM32L162RC | STM32L162VC | | | |
|---|---------------------|--|---------------------|--|--|--|
| Flash (Kbytes) | | 25 | 56 | | | |
| Data EEPROM (Kbytes) | | 8 | | | | |
| RAM (Kbytes) | | 3 | 2 | | | |
| AES | | 1 | | | | |
| | 32 bit | | 1 | | | |
| Timers | General- purpose | 6 | | | | |
| | Basic | 2 | 2 | | | |
| | SPI | 8(3 | i) ⁽¹⁾ | | | |
| | l ² S | 2 | 2 | | | |
| Communicatio n interfaces | l ² C | 2 | 2 | | | |
| | USART | 3 | | | | |
| | USB | 1 | | | | |
| GPIOs | · | 51 | 83 | | | |
| Operation ampli | ifiers | 2 | | | | |
| 12-bit synchronized ADC Number of channels | | 1 21 | 1 25 | | | |
| 12-bit DAC Number of chan | inels | 2 2 | | | | |
| LCD COM x SEG | | 1 4x32 or 8x28 | 1 4x44 or 8x40 | | | |
| Comparators | | 2 | | | | |
| Capacitive sensing channels | | 23 | 23 | | | |
| Max. CPU frequency | | 32 MHz | | | | |
| Operating voltage | | 1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option | | | | |
| Operating temperatures | | Ambient operating temperature: -40 °C to 85 °C / -40 °C to 105 °C Junction temperature: -40 to + 110 °C | | | | |
| Packages | | LQFP64 | LQFP100 UFBGA100 | | | |

1. 5 SPIs are USART configured in synchronous mode emulating SPI master.



| | Functionalities depending on the operating power supply range | | | | |
|-----------------------------------|---|---------------------------|----------------------------------|----------------------|--|
| Operating power supply range | DAC and ADC operation | USB | Dynamic voltage scaling range | I/O operation | |
| $V_{DD} = V_{DDA} = 2.0$ to 2.4 V | Conversion time up to 500 Ksps | Functional ⁽²⁾ | Range 1, Range 2 or Range 3 | Full speed operation | |
| $V_{DD} = V_{DDA} = 2.4$ to 3.6 V | Conversion time up to 1 Msps | Functional ⁽²⁾ | Range 1, Range 2 or Range 3 | Full speed operation | |

Table 3. Functionalities depending on the operating power supply range (continued)

 CPU frequency changes from initial to final must respect "F_{CPU} initial < 4*F_{CPU} final" to limit V_{CORE} drop due to current consumption peak when frequency increases. It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, the user can switch from 4.2 MHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.

2. Should be USB compliant from I/O voltage standpoint, the minimum $\rm V_{DD}$ is 3.0 V.

Table 4. CPU frequency range depending on dynamic voltage scaling

| CPU frequency range | Dynamic voltage scaling range |
|--|-------------------------------|
| 16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws) | Range 1 |
| 8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws) | Range 2 |
| 2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws) | Range 3 |



3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **System clock source**: three different clock sources can be used to drive the master clock SYSCLK:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
 When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- **Auxiliary clock source**: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- **RTC and LCD clock sources:** the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- **Clock-out capability (MCO: microcontroller clock output):** it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization.

A time stamp can record an external event occurrence, and generates an interrupt.

There are thirty-two 32-bit backup registers provided to store 128 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.

3.12 Operational amplifier

The STM32L162xC devices embed two operational amplifiers with external or internal follower routing capability (or even amplifier and filter capability with external components). When one operational amplifier is selected, one external ADC channel is used to enable output measurement.

The operational amplifiers feature:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

3.13 Ultra-low-power comparators and reference voltage

The STM32L162xC devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or a sub-multiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 μ A typical).

3.14 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.15 Touch sensing

The STM32L162xC devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 23 capacitive sensing channels distributed over 10 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

| Symbol | Ratings | Min | Мах | Unit |
|-------------------------------------|---|----------------------|----------------------|------|
| V _{DD} –V _{SS} | External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾ | -0.3 | 4.0 | |
| V _{IN} ⁽²⁾ | Input voltage on five-volt tolerant pin | V _{SS} –0.3 | V _{DD} +4.0 | V |
| VIN | Input voltage on any other pin | V _{SS} –0.3 | 4.0 | |
| ΔV _{DDx} | Variations between different V _{DD} power pins | - | 50 | mV |
| V _{SSX} –V _{SS} | Variations between all different ground pins ⁽³⁾ | - | 50 | |
| V _{REF+} –V _{DDA} | Allowed voltage difference for V _{REF+} > V _{DDA} | - | 0.4 | V |
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | See Section 6.3 11 | | |

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to Table 12 for maximum allowed injected current values.

3. Include V_{REF-} pin.

Table 12. Current characteristics

| Symbol | Ratings | Max. | Unit |
|--------------------------------------|--|-------|------|
| $I_{VDD(\Sigma)}$ | Total current into sum of all V _{DD_x} power lines (source) ⁽¹⁾ 10 | | |
| $I_{VSS(\Sigma)}^{(2)}$ | Total current out of sum of all V_{SS_x} ground lines (sink) ⁽¹⁾ | 100 | |
| I _{VDD(PIN)} | Maximum current into each V _{DD_x} power pin (source) ⁽¹⁾ | 70 | |
| I _{VSS(PIN)} | Maximum current out of each VSS_x ground pin (sink) ⁽¹⁾ | -70 | |
| | Output current sunk by any I/O and control pin | 25 | |
| I _{IO} | Output current sourced by any I/O and control pin | - 25 | mA |
| 51 | Total output current sunk by sum of all IOs and control pins ⁽²⁾ | 60 | |
| ΣΙ _{ΙΟ(ΡΙΝ)} | Total output current sourced by sum of all IOs and control pins ⁽²⁾ | -60 | |
| (3) | Injected current on five-volt tolerant I/O ⁽⁴⁾ , RST and B pins | -5/+0 | |
| I _{INJ(PIN)} ⁽³⁾ | Injected current on any other pin ⁽⁵⁾ | ± 5 | |
| ΣΙ _{INJ(PIN)} | Total injected current (sum of all I/O and control pins) ⁽⁶⁾ | ± 25 | |

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

3. Negative injection disturbs the analog performance of the device. See note in Section 6.3.17.



| Table 25. Peripheral current consumption ⁽¹⁾ (continued) Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C | | | | | | |
|--|--------------------|--|--|--|-------------------------------|----------------------|
| Peripheral | | Typical c | consumption, | V _{DD} = 3.0 V, 1 | _A = 25 °C | |
| | | Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01 | Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10 | Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11 | Low-power sleep and run | Unit |
| | SYSCFG & RI | 2.6 | 2.0 | 1.6 | 2.0 | |
| | TIM9 | 7.9 | 6.4 | 5.0 | 6.4 | |
| | TIM10 | 5.9 | 4.7 | 3.8 | 4.7 | |
| APB2 | TIM11 | 5.9 | 4.6 | 3.7 | 4.6 | |
| | ADC ⁽²⁾ | 10.5 | 8.3 | 6.6 | 8.3 | |
| | SPI1 | 4.3 | 3.4 | 2.8 | 3.4 | |
| | USART1 | 8.8 | 7.1 | 5.6 | 7.1 | |
| | GPIOA | 4.3 | 3.3 | 2.6 | 3.3 | |
| | GPIOB | 4.3 | 3.5 | 2.8 | 3.5 | µA/MHz |
| | GPIOC | 4.0 | 3.2 | 2.5 | 3.2 | (f _{HCLK}) |
| | GPIOD | 4.1 | 3.3 | 2.5 | 3.3 | |
| | GPIOE | 4.2 | 3.4 | 2.7 | 3.4 | |
| AHB | GPIOH | 3.7 | 3.0 | 2.3 | 3.0 | |
| | CRC | 0.8 | 0.6 | 0.5 | 0.6 | |
| | AES | 5 | 4 | 3 | 4 | |
| | FLASH | 11.1 | 9.4 | 8 | _(3) | |
| | DMA1 | 15.6 | 12.7 | 10 | 12.7 | |
| | DMA2 | 16.3 | 13.4 | 10.5 | 13.4 | |
| All enabled | | 192 | 158 | 123 | 148.6 | |
| I _{DD (RTC)} | | | | | | |
| I _{DD (LCD)} | | | 3 | .1 | | |
| $I_{\text{DD (ADC)}}^{(4)}$ | | | 1 | | | |
| I _{DD (DAC)} ⁽⁵⁾ | | | | | | |
| I _{DD (COMP1)} | | 0.16 | | | | μΑ |
| | Slow mode | | | 2 | | |
| IDD (COMP2) | Fast mode | | Ę | 5 | | |
| I _{DD (PVD / BOR} | (6) | 2.6 | | | | |
| I _{DD (IWDG)} | | | 0.: | 25 | | |

Table 25. Peripheral current consumption⁽¹⁾ (continued)

 Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling.






Figure 14. HSE oscillator circuit diagram

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 30*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------|---|---------------------------------------|-----|--------|-----|------|
| f _{LSE} | Low speed external oscillator frequency | - | - | 32.768 | - | kHz |
| R _F | Feedback resistor | - | - | 1.2 | - | MΩ |
| C ⁽²⁾ | Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$ | R _S = 30 kΩ | - | 8 | - | pF |
| I _{LSE} | LSE driving current | V_{DD} = 3.3 V, V_{IN} = V_{SS} | - | - | 1.1 | μA |
| | | V _{DD} = 1.8 V | - | 450 | - | |
| I _{DD (LSE)} | IDD (LSE) LSE oscillator current consumption | V _{DD} = 3.0 V | - | 600 | - | nA |
| | | V _{DD} = 3.6V | - | 750 | - | |
| 9 _m | Oscillator transconductance | - | 3 | - | - | µA/V |
| $t_{\rm SU(LSE)}^{(4)}$ | Startup time | V_{DD} is stabilized | - | 1 | _ | S |

| Table 30. LSE oscilla | tor characteristics | $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ |
|-----------------------|---------------------|--|
|-----------------------|---------------------|--|

1. Guaranteed by characterization results.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

 The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.



- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.
- Note: For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 15). C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} .

Load capacitance C_L has the following formula: $\overline{C_L} = C_{L1} \times \overline{C_{L2}} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution: To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \leq 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if the user chooses a resonator with a load capacitance of $C_L = 6 \text{ pF}$ and $C_{stray} = 2 \text{ pF}$, then $C_{L1} = C_{L2} = 8 \text{ pF}$.




Figure 15. Typical application with a 32.768 kHz crystal



6.3.8 PLL characteristics

The parameters given in *Table 34* are derived from tests performed under the conditions summarized in *Table 14*.

| Cumhal | Devenuetor | Value | | | l lmit | |
|------------------------|---|-------|-----|--------------------|--------|--|
| Symbol Parameter | | Min | Тур | Max ⁽¹⁾ | - Unit | |
| £ | PLL input clock ⁽²⁾ | 2 | - | 24 | MHz | |
| f _{PLL_IN} | PLL input clock duty cycle | 45 | - | 55 | % | |
| f _{PLL_OUT} | PLL output clock | 2 | - | 32 | MHz | |
| t _{LOCK} | PLL lock time PLL input = 16 MHz PLL VCO = 96 MHz | - | 115 | 160 | μs | |
| Jitter | Cycle-to-cycle jitter | - | - | ±600 | ps | |
| I _{DDA} (PLL) | Current consumption on V _{DDA} | - | 220 | 450 | | |
| I _{DD} (PLL) | Current consumption on V _{DD} | - | 120 | 150 | - μΑ | |

| Table 34. | PLL | characteristics |
|-----------|-----|-----------------|
| | | |

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .

6.3.9 Memory characteristics

The characteristics are given at T_A = -40 to 105 °C unless otherwise specified.

RAM memory

| Table 35. RAM and hardware regis |
|----------------------------------|
|----------------------------------|

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|------------------------------------|----------------------|------|-----|-----|------|
| VRM | Data retention mode ⁽¹⁾ | STOP mode (or RESET) | 1.65 | - | - | V |

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

| | | | | Max vs. | frequenc | cy range | |
|-----------------------------|---------------------------------------|--------------------------|-----------------------------|-----------------------------|------------------------------|------------------------------|------|
| Symbol | ymbol Parameter Conditions | | Monitored frequency band | 4 MHz voltage range 3 | 16 MHz voltage range 2 | 32 MHz voltage range 1 | Unit |
| | | V _{DD} = 3.3 V, | 0.1 to 30 MHz | 3 | -6 | -5 | |
| 6 | Peak level | $T_A = 25 \degree C$, | 30 to 130 MHz | 18 | 4 | -7 | dBµV |
| S _{EMI} Peak level | LQFP100 package compliant with IEC | 130 MHz to 1GHz | 15 | 5 | -7 | | |
| | | 61967-2 | SAE EMI Level | 2.5 | 2 | 1 | - |

Table 39. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114, ANSI/ESD STM5.3.1. standard.

| Symbol | Ratings | Conditions | Class | Maximum value ⁽¹⁾ | Unit |
|-----------------------|---|--|-------|---------------------------------|------|
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | $T_A = +25 \text{ °C}$, conforming to JESD22-A114 | 2 | 2000 | V |
| V _{ESD(CDM)} | Electrostatic discharge voltage (charge device model) | $T_A = +25 \text{ °C}$, conforming to ANSI/ESD STM5.3.1. | C4 | 500 | V |

Table 40. ESD absolute maximum ratings

1. Guaranteed by characterization results.





6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under the conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|------------------|--|---|---|------------------------------------|---------------------------------------|------|--|
| N/ | | TC and FT I/O | - | - | 0.3 V _{DD} ⁽¹⁾⁽²⁾ | | |
| V_{IL} | Input low level voltage | BOOT0 | - | - | 0.14 V _{DD} ⁽²⁾ | | |
| | | TC I/O | 0.45 V _{DD} +0.38 ⁽²⁾ | - | - | | |
| V_{IH} | Input high level voltage | FT I/O | 0.39 V _{DD} +0.59 ⁽²⁾ | - | - | V | |
| | | BOOT0 | 0.15 V _{DD} +0.56 ⁽²⁾ | - | - | | |
| V | I/O Schmitt trigger voltage | TC and FT I/O | - | 10% V _{DD} ⁽³⁾ | - | | |
| V _{hys} | hysteresis ⁽²⁾ | BOOT0 | - | 0.01 | - | | |
| | | V _{SS} ≤V _{IN} ≤V _{DD} I/Os with LCD | - | - | ±50 | | |
| | Input leakage current ⁽⁴⁾ | | V _{SS} ≤V _{IN} ≤V _{DD} I/Os with analog switches | - | - | ±50 | |
| l _{lkg} | | V _{SS} ≤V _{IN} ≤V _{DD} I/Os with analog switches and LCD | - | - | ±50 | nA | |
| | | V _{SS} ≤V _{IN} ≤V _{DD} I/Os with USB | - | - | ±250 | | |
| | | V _{SS} ≤V _{IN} ≤V _{DD} TC and FT I/Os | - | - | ±50 | | |
| | | FT I/O V _{DD} ≤V _{IN} ≤5V | - | - | ±10 | μA | |
| R _{PU} | Weak pull-up equivalent resistor ⁽⁵⁾⁽¹⁾ | $V_{IN} = V_{SS}$ | 30 | 45 | 60 | kΩ | |
| R _{PD} | Weak pull-down equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{DD}$ | 30 | 45 | 60 | kΩ | |
| C _{IO} | I/O pin capacitance | - | - | 5 | - | pF | |

| Table 43. | I/O static | characteristics |
|-----------|------------|-----------------|
| | | onunuotonistios |

1. Guaranteed by test in production


2. Guaranteed by design.

3. With a minimum of 200 mV.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).







6.3.14 **NRST** pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see Table 46)

Unless otherwise specified, the parameters given in Table 46 are derived from tests performed under the conditions summarized in Table 14.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------------|--|--|---------------------------|-----------------------------------|---------------------|------|
| V _{IL(NRST)} ⁽¹⁾ | NRST input low level voltage | - | - | - | 0.3 V _{DD} | |
| V _{IH(NRST)} ⁽¹⁾ | NRST input high level voltage | - | 0.39V _{DD} +0.59 | - | - | V |
| V _{OL(NRST)} ⁽¹⁾ | NRST output low | I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V | - | - | 0.4 | v |
| | level voltage | I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V | - | - | 0.4 | |
| V _{hys(NRST)} ⁽¹⁾ | NRST Schmitt trigger voltage hysteresis | - | - | 10%V _{DD} ⁽²⁾ | - | mV |
| R _{PU} | Weak pull-up equivalent resistor ⁽³⁾ | $V_{IN} = V_{SS}$ | 30 | 45 | 60 | kΩ |
| V _{F(NRST)} ⁽¹⁾ | NRST input filtered pulse | - | - | - | 50 | ns |
| V _{NF(NRST)} ⁽³⁾ | NRST input not filtered pulse | - | 350 | - | - | ns |

Table 46. NRST pin characteristics

1. Guaranteed by design.

2. With a minimum of 200 mV.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series 3. resistance is around 10%.






Figure 17. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in *Table 46*. Otherwise the reset will not be taken into account by the device.

6.3.15 TIM timer characteristics

The parameters given in the Table 47 are guaranteed by design.


Refer to *Section 6.3.13: I/O port characteristics* for details on the input/output ction characteristics (output compare, input capture, external clock, PWM output).


| Symbol | Parameter | Conditions | Min | Мах | Unit |
|------------------------|---|-------------------------------|--------|-------------------------|----------------------|
| t | Timer resolution time | - | 1 | - | t _{TIMxCLK} |
| t _{res(TIM)} | | f _{TIMxCLK} = 32 MHz | 31.25 | - | ns |
| f | Timer external clock | - | 0 | f _{TIMxCLK} /2 | MHz |
| f _{EXT} | frequency on CH1 to CH4 | f _{TIMxCLK} = 32 MHz | 0 | 16 | MHz |
| Res _{TIM} | Timer resolution | - | | 16 | bit |
| | 16-bit counter clock | - | 1 | 65536 | t _{TIMxCLK} |
| t _{COUNTER} | period when internal clock is selected (timer's prescaler disabled) | f _{TIMxCLK} = 32 MHz | 0.0312 | 2048 | μs |
| t | Maximum possible count | - | - | 65536 × 65536 | t _{TIMxCLK} |
| ^t MAX_COUNT | | f _{TIMxCLK} = 32 MHz | - | 134.2 | S |

Table 47. TIMx⁽¹⁾ characteristics

1. TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.







1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}$



ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.




Figure 23. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: 0.3 × V_{DD} and 0.7 × $V_{DD}.$
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 24. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Guaranteed by characterization results.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

DocID022881 Rev 10



STM32L162VC, STM32L162RC

| Symbol | Parameter | Test conditions | Min ⁽³⁾ | Тур | Max ⁽³⁾ | Unit | |
|--------|--------------------------------------|---|--------------------|-----|--------------------|------|--|
| ET | Total unadjusted error | | - | 2 | 4 | | |
| EO | Offset error | $2.4 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V}$ | - | 1 | 2 | | |
| EG | Gain error | 2.4 V ≤V _{REF+} ≤ 3.6 V f _{ADC} = 8 MHz, R _{AIN} = 50 Ω | - | 1.5 | 3.5 | LSB | |
| ED | Differential linearity error | $T_A = -40$ to 105 °C | - | 1 | 2 | | |
| EL | Integral linearity error | | - | 1.7 | 3 | | |
| ENOB | Effective number of bits | | 9.2 | 10 | - | bits | |
| SINAD | Signal-to-noise and distortion ratio | 2.4 V \leq V _{DDA} \leq 3.6 V V _{DDA} = V _{REF+} f _{ADC} = 16 MHz, R _{AIN} = 50 Ω | 57.5 | 62 | - | | |
| SNR | Signal-to-noise ratio | $T_A = -40$ to 105 ° C | 57.5 | 62 | - | dB | |
| THD | Total harmonic distortion | F _{input} =10kHz | - | -70 | -65 | | |
| ENOB | Effective number of bits | | 9.2 | 10 | - | bits | |
| SINAD | Signal-to-noise and distortion ratio | 1.8 V \leq V _{DDA} \leq 2.4 V V _{DDA} = V _{REF+} f _{ADC} = 8 MHz or 4 MHz, R _{AIN} = 50 Ω | 57.5 | 62 | - | | |
| SNR | Signal-to-noise ratio | T _A = -40 to 105 ° C | 57.5 | 62 | - | dB | |
| THD | Total harmonic distortion | F _{input} =10kHz | - | -70 | -65 | | |
| ET | Total unadjusted error | | - | 4 | 6.5 | | |
| EO | Offset error | 2.4 V ≤V _{DDA} ≤ 3.6 V | - | 2 | 4 | | |
| EG | Gain error | 1.8 V ≤V _{REF+} ≤ 2.4 V f _{ADC} = 4 MHz, R _{AIN} = 50 Ω | - | 4 | 6 | LSB | |
| ED | Differential linearity error | $T_A = -40$ to 105 °C | - | 1 | 2 | | |
| EL | Integral linearity error | | - | 1.5 | 3 | | |
| ET | Total unadjusted error | | - | 2 | 3 | | |
| EO | Offset error | 1.8 V ≤V _{DDA} ≤ 2.4 V | - | 1 | 1.5 | | |
| EG | Gain error | 1.8 V ≤V _{REF+} ≤ 2.4 V f _{ADC} = 4 MHz, R _{AIN} = 50 Ω | - | 1.5 | 2 | LSB | |
| ED | Differential linearity error | $T_A = -40$ to 105 °C | - | 1 | 2 | | |
| EL | Integral linearity error | | - | 1 | 1.5 | 1 | |

Table 57. ADC accuracy⁽¹⁾⁽²⁾

1. ADC DC accuracy values are measured after internal calibration.

 ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.12 does not affect the ADC accuracy.

3. Guaranteed by characterization results.



| Symbol | Par | rameter | Condition ⁽¹⁾ | Min ⁽²⁾ | Тур | Max ⁽²⁾ | Unit |
|----------------------|---|----------------|--|--------------------------|------|--------------------|------|
| PSRR | Power supply | Normal mode | DC | - | -85 | - | ٩D |
| PSRR | rejection ratio | Low-power mode | | - | -90 | - | dB |
| | | Normal mode | V >24V | 400 | 1000 | 3000 | |
| | Denducidate | Low-power mode | – V _{DD} >2.4 V | 150 | 300 | 800 | 6117 |
| GBW | Bandwidth | Normal mode | V2 4 V | 200 | 500 | 2200 | kHZ |
| | | Low-power mode | – V _{DD} <2.4 V | 70 | 150 | 800 | |
| | | Normal mode | V_{DD} >2.4 V (between 0.1 V and V_{DD} -0.1 V) | - | 700 | - | |
| SR | Slew rate | Low-power mode | V _{DD} >2.4 V | - | 100 | - | V/ms |
| | | Normal mode | V _{DD} <2.4 V | - | 300 | - | - |
| | | Low-power mode | | - | 50 | - | |
| AO | Open loop gain | Normal mode | | 55 | 100 | - | - dB |
| | | Low-power mode | | 65 | 110 | - | |
| Р | Desistive lead | Normal mode | V2 4 V | 4 | - | - | kΩ |
| RL | Resistive load | Low-power mode | – V _{DD} <2.4 V | 20 - | - | 1/22 | |
| CL | Capacitive load | | - | - | - | 50 | pF |
| VOH _{SAT} | High saturation | Normal mode | node I _{LOAD} = max or R ₁ = min | V _{DD} - 100 | - | - | mV |
| 0.11 | voltage | Low-power mode | | V _{DD} -50 | - | - | |
| | Low saturation | Normal mode | | - | - | 100 | |
| VOL _{SAT} | voltage | Low-power mode | | - | - | 50 | |
| φm | Phase margin | | - | - | 60 | - | 0 |
| GM | Gain margin | | - | - | -12 | - | dB |
| t _{OFFTRIM} | Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy | | - | - | 1 | - | ms |
| | Wakoup time | Normal mode | $C_L \leq 50 \text{ pf},$ $R_L \geq 4 \text{ k}\Omega$ | - | 10 | - | |
| t _{WAKEUP} | Wakeup time | Low-power mode | $C_L \leq 50 \text{ pf},$ $R_L \geq 20 \text{ k}\Omega$ | - | 30 | - | μs |

1. Operating conditions are limited to junction temperature (0 °C to 105 °C) when V_{DD} is below 2 V. Otherwise to the full ambient temperature range (-40 °C to 85 °C, -40 °C to 105 °C).

2. Guaranteed by characterization results.



Marking of engineering samples

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 34. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity



| | Table 72. Document revision history (continued) | | | | |
|-------------|---|---|--|--|--|
| Date | Revision | Changes | | | |
| 06-Nov-2013 | 5 (continued) | Updated <i>Table 67: LQFP64, 10 x 10 mm 64-pin low-profile quad flat</i> <i>package mechanical data</i> and <i>Table 68: UFBGA100, 7 x 7 mm, 0.5</i> <i>mm pitch package mechanical data</i> exchange Min and Typ values inside columns. Updated <i>Chapter 8: Part numbering</i> (title). Added V _{DD} = 1.71 to 1.8 V operating power supply range in <i>Table 5:</i> <i>Functionalities depending on the working mode (from Run/active down</i> <i>to standby)</i> Updated "SDA data hold time" and "SDA and SCL rise time" values and added "Pulse width of spikes that are suppressed by the analog filter" row in <i>Table 56: I²C characteristics</i> Updated the conditions in <i>Table 26: Low-power mode wakeup timings.</i> Removed ambiguity of "ambient temperature" in the electrical characteristics description. | | | |
| 19-May-2014 | 6 | Added package UFBGA100. Resistive load and capacitive load now abbreviated "RL" and "CL" respectively (instead of "RLOAD" and "CLOAD") throughout the document. Modified introduction of Section 2.2: Ultra-low-power device continuum. Updated Table 3: Functionalities depending on the operating power supply range. Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby). Added row V _{REF+} –V _{DDA} and updated I _{IO} in Table 11: Voltage characteristics. Modified I _{IO} maximum values in Table 12: Current characteristics. Added input voltage in Table 14: General operating conditions. Moved Table 17: Embedded internal reference voltage from Section 3.10.2: Internal voltage reference (VREFINT) to Section 6.3.3: Embedded internal reference voltage. Modified introduction of Section 6.3.4: Supply current characteristics. Updated all tables in Section 6.3.4: Supply current characteristics. Updated Table 27: High-speed external user clock characteristics. Updated Table 28: Low-speed external user clock characteristics. Updated Table 28: Low-speed external user clock characteristics. Modified Functional susceptibility to I/O current injection. Updated Table 43: I/O static characteristics. Updated Table 43: I/O static characteristics. Updated Table 44: Output voltage characteristics. Updated Table 45: NRST pin characteristics. | | | |

