

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 25x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-UFBGA
Supplier Device Package	100-UFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l162vch6

3.16	AES	27
3.17	Timers and watchdogs	27
3.17.1	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)	28
3.17.2	Basic timers (TIM6 and TIM7)	28
3.17.3	SysTick timer	28
3.17.4	Independent watchdog (IWDG)	28
3.17.5	Window watchdog (WWDG)	29
3.18	Communication interfaces	29
3.18.1	I ² C bus	29
3.18.2	Universal synchronous/asynchronous receiver transmitter (USART) ..	29
3.18.3	Serial peripheral interface (SPI)	29
3.18.4	Inter-integrated sound (I2S)	29
3.18.5	Universal serial bus (USB)	29
3.19	CRC (cyclic redundancy check) calculation unit	30
3.20	Development support	31
3.20.1	Serial wire JTAG debug port (SWJ-DP)	31
3.20.2	Embedded Trace Macrocell™	31
4	Pin descriptions	32
5	Memory mapping	46
6	Electrical characteristics	47
6.1	Parameter conditions	47
6.1.1	Minimum and maximum values	47
6.1.2	Typical values	47
6.1.3	Typical curves	47
6.1.4	Loading capacitor	47
6.1.5	Pin input voltage	47
6.1.6	Power supply scheme	48
6.1.7	Optional LCD power supply scheme	49
6.1.8	Current consumption measurement	49
6.2	Absolute maximum ratings	50
6.3	Operating conditions	51
6.3.1	General operating conditions	51
6.3.2	Embedded reset and power control block characteristics	52

Table 48.	I ² C characteristics	85
Table 49.	SCL frequency ($f_{PCLK1} = 32$ MHz, $V_{DD} = VDD_{I2C} = 3.3$ V)	86
Table 50.	SPI characteristics	87
Table 51.	USB startup time	90
Table 52.	USB DC electrical characteristics	90
Table 53.	USB: full speed electrical characteristics	90
Table 54.	I ² S characteristics	91
Table 55.	ADC clock frequency	93
Table 56.	ADC characteristics	93
Table 57.	ADC accuracy	95
Table 58.	Maximum source impedance R_{AIN} max	97
Table 59.	DAC characteristics	98
Table 60.	Operational amplifier characteristics	100
Table 61.	Temperature sensor calibration values	102
Table 62.	Temperature sensor characteristics	102
Table 63.	Comparator 1 characteristics	102
Table 64.	Comparator 2 characteristics	103
Table 65.	LCD controller characteristics	104
Table 66.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	105
Table 67.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	108
Table 68.	UFBGA100, 7 x 7 mm, 0.5 mm pitch package mechanical data	111
Table 69.	UFBGA100, 7 x 7 mm, 0.50 mm pitch, recommended PCB design rules	112
Table 70.	Thermal characteristics	114
Table 71.	STM32L162xC ordering information scheme	116
Table 72.	Document revision history	117

2.1 Device overview

Table 2. Ultra-low power STM32L162xC device features and peripheral counts

Peripheral	STM32L162RC	STM32L162VC
Flash (Kbytes)	256	
Data EEPROM (Kbytes)	8	
RAM (Kbytes)	32	
AES	1	
Timers	32 bit General-purpose Basic	1 6 2
Communication interfaces	SPI I ² S I ² C USART USB	8(3) ⁽¹⁾ 2 2 3 1
GPIOs	51	83
Operation amplifiers		2
12-bit synchronized ADC Number of channels	1 21	1 25
12-bit DAC Number of channels		2 2
LCD COM x SEG	1 4x32 or 8x28	1 4x44 or 8x40
Comparators		2
Capacitive sensing channels	23	23
Max. CPU frequency		32 MHz
Operating voltage	1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option	
Operating temperatures	Ambient operating temperature: -40 °C to 85 °C / -40 °C to 105 °C Junction temperature: -40 to + 110 °C	
Packages	LQFP64	LQFP100 UFBGA100

1. 5 SPIs are USART configured in synchronous mode emulating SPI master.

3.17.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.18 Communication interfaces

3.18.1 I²C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

3.18.2 Universal synchronous/asynchronous receiver transmitter (USART)

The three USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They support IrDA SIR ENDEC and have LIN Master/Slave capability. The three USARTs provide hardware management of the CTS and RTS signals and are ISO 7816 compliant.

All USART interfaces can be served by the DMA controller.

3.18.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

3.18.4 Inter-integrated sound (I²S)

Two standard I²S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I²Ss can be served by the DMA controller.

3.18.5 Universal serial bus (USB)

The STM32L162xC devices embed a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

Table 9. STM32L162xC pin definitions (continued)

Pins			Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Pin functions	
UFBGA100	LQFP100	LQFP64					Alternate functions	Additional functions
A7	90	56	PB4	I/O	FT	NJTRST	TIM3_CH1/SPI1_MISO/ SPI3_MISO/LCD_SEG8/ NJTRST	COMP2_INP
C5	91	57	PB5	I/O	FT	PB5	TIM3_CH2/I2C1_SMBA/ SPI1_MOSI/SPI3_MOSI/ I2S3_SD/LCD_SEG9	COMP2_INP
B5	92	58	PB6	I/O	FT	PB6	TIM4_CH1/I2C1_SCL/ USART1_TX	COMP2_INP
B4	93	59	PB7	I/O	FT	PB7	TIM4_CH2/I2C1_SDA/ USART1_RX	COMP2_INP/PVD_IN
A4	94	60	BOOT0	I	-	BOOT0	-	-
A3	95	61	PB8	I/O	FT	PB8	TIM4_CH3/TIM10_CH1/ I2C1_SCL/LCD_SEG16	-
B3	96	62	PB9	I/O	FT	PB9	TIM4_CH4/TIM11_CH1/ I2C1_SDA/LCD_COM3	-
C3	97	-	PE0	I/O	FT	PE0	TIM4_ETR/TIM10_CH1/ LCD_SEG36	-
A2	98	-	PE1	I/O	FT	PE1	TIM11_CH1/LCD_SEG37	-
D3	99	63	V _{SS_3}	S	-	V _{SS_3}	-	-
C4	100	64	V _{DD_3}	S	-	V _{DD_3}	-	-

1. I = input, O = output, S = supply.

2. FT = 5 V tolerant.

3. Function availability depends on the chosen device.

4. Applicable to STM32L152xC devices only. In STM32L151xC devices, this pin should be connected to V_{DD}.

5. The PC14 and PC15 I/Os are only configured as OSC32_IN/OSC32_OUT when the LSE oscillator is ON (by setting the LSEON bit in the RCC_CSR register). The LSE oscillator pins OSC32_IN/OSC32_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32_IN/OSC32_OUT pins as GPIO PC14/PC15 port pins section in the STM32L151xx, STM32L152xx and STM32L162xx reference manual (RM0038).

6. The PH0 and PH1 I/Os are only configured as OSC_IN/OSC_OUT when the HSE oscillator is ON (by setting the HSEON bit in the RCC_CR register). The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off (after reset, the HSE oscillator is off). The HSE has priority over the GPIO function.

Table 10. Alternate function input/output (continued)

Port name	Digital alternate function number											
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO11	AFIO14	AFIO15	
	Alternate function											
SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	LCD	CPRI	SYSTEM		
PD3	-	-	-	-	SPI2_MISO	-	USART2_CTS	-	TIMx_IC4	EVENT OUT		
PD4	-	-	-	-	SPI2_MOSI I2S2_SD	-	USART2_RTS	-	TIMx_IC1	EVENT OUT		
PD5	-	-	-	-	-	-	USART2_TX	-	TIMx_IC2	EVENT OUT		
PD6	-	-	-	-	-	-	USART2_RX	-	TIMx_IC3	EVENT OUT		
PD7	-	-	-	TIM9_CH2	-	-	USART2_CK	-	TIMx_IC4	EVENT OUT		
PD8	-	-	-	-	-	-	USART3_TX	SEG28	TIMx_IC1	EVENT OUT		
PD9	-	-	-	-	-	-	USART3_RX	SEG29	TIMx_IC2	EVENT OUT		
PD10	-	-	-	-	-	-	USART3_CK	SEG30	TIMx_IC3	EVENT OUT		
PD11	-	-	-	-	-	-	USART3_CTS	SEG31	TIMx_IC4	EVENT OUT		
PD12	-	-	TIM4_CH1	-	-	-	USART3_RTS	SEG32	TIMx_IC1	EVENT OUT		
PD13	-	-	TIM4_CH2	-	-	-	-	SEG33	TIMx_IC2	EVENT OUT		
PD14	-	-	TIM4_CH3	-	-	-	-	SEG34	TIMx_IC3	EVENT OUT		
PD15	-	-	TIM4_CH4	-	-	-	-	SEG35	TIMx_IC4	EVENT OUT		
PE0	-	-	TIM4_ETR	TIM10_CH1	-	-	-	SEG36	TIMx_IC1	EVENT OUT		
PE1	-	-	-	TIM11_CH1	-	-	-	SEG37	TIMx_IC2	EVENT OUT		
PE2	TRACECK	-	TIM3_ETR	-			-	SEG 38	TIMx_IC3	EVENT OUT		
PE3	TRACED0	-	TIM3_CH1	-	-	-	-	SEG 39	TIMx_IC4	EVENT OUT		
PE4	TRACED1	-	TIM3_CH2	-	-	-	-	-	TIMx_IC1	EVENT OUT		
PE5	TRACED2	-	-	TIM9_CH1	-	-	-	-	TIMx_IC2	EVENT OUT		
PE6-WKUP3	TRACED3	-	-	TIM9_CH2	-	-	-	-	TIMx_IC3	EVENT OUT		
PE7	-	-	-	-	-	-	-	-	TIMx_IC4	EVENT OUT		

6.1.6 Power supply scheme

Figure 9. Power supply scheme




Table 21. Current consumption in Low-power run mode

Symbol	Parameter	Conditions			Typ	Max ⁽¹⁾	Unit
I_{DD} (LP Run)	Supply current in Low-power run mode	All peripherals OFF, code executed from RAM, Flash switched OFF, V_{DD} from 1.65 V to 3.6 V	MSI clock, 65 kHz $f_{HCLK} = 32$ kHz	$T_A = -40$ °C to 25 °C	8.6	12	µA
				$T_A = 85$ °C	19	25	
				$T_A = 105$ °C	35	47	
		MSI clock, 65 kHz $f_{HCLK} = 65$ kHz	MSI clock, 65 kHz $f_{HCLK} = 65$ kHz	$T_A = -40$ °C to 25 °C	14	16	
				$T_A = 85$ °C	24	29	
				$T_A = 105$ °C	40	51	
		MSI clock, 131 kHz $f_{HCLK} = 131$ kHz	MSI clock, 131 kHz $f_{HCLK} = 131$ kHz	$T_A = -40$ °C to 25 °C	26	29	
				$T_A = 55$ °C	28	31	
				$T_A = 85$ °C	36	42	
				$T_A = 105$ °C	52	64	
		All peripherals OFF, code executed from Flash, V_{DD} from 1.65 V to 3.6 V	MSI clock, 65 kHz $f_{HCLK} = 32$ kHz	$T_A = -40$ °C to 25 °C	20	24	
				$T_A = 85$ °C	32	37	
				$T_A = 105$ °C	49	61	
		MSI clock, 65 kHz $f_{HCLK} = 65$ kHz	MSI clock, 65 kHz $f_{HCLK} = 65$ kHz	$T_A = -40$ °C to 25 °C	26	30	
				$T_A = 85$ °C	38	44	
				$T_A = 105$ °C	55	67	
		MSI clock, 131 kHz $f_{HCLK} = 131$ kHz	MSI clock, 131 kHz $f_{HCLK} = 131$ kHz	$T_A = -40$ °C to 25 °C	41	46	
				$T_A = 55$ °C	44	50	
				$T_A = 85$ °C	56	87	
				$T_A = 105$ °C	73	110	
I_{DD} max (LP Run)	Max allowed current in Low-power run mode	V_{DD} from 1.65 V to 3.6 V	-	-	-	200	

1. Guaranteed by characterization results, unless otherwise specified.

Table 23. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions			Typ	Max ⁽¹⁾	Unit
I_{DD} (Stop with RTC)	Supply current in Stop mode with RTC enabled	RTC clocked by LSI or LSE external clock (32.768kHz), regulator in LP mode, HSI and HSE OFF (no independent watchdog) ⁽²⁾	LCD OFF	$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$ $V_{DD} = 1.8 \text{ V}$	1.15	-	μA
				$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$	1.4	-	
				$T_A = 55^\circ\text{C}$	2	-	
				$T_A = 85^\circ\text{C}$	3.4	10	
				$T_A = 105^\circ\text{C}$	6.35	23	
			LCD ON (static duty) ⁽²⁾	$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$	1.55	6	
				$T_A = 55^\circ\text{C}$	2.15	7	
				$T_A = 85^\circ\text{C}$	3.55	12	
				$T_A = 105^\circ\text{C}$	6.3	27	
		LCD ON (1/8 duty) ⁽³⁾	$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$	3.9	10		
			$T_A = 55^\circ\text{C}$	4.65	11		
			$T_A = 85^\circ\text{C}$	6.25	16		
			$T_A = 105^\circ\text{C}$	9.1	44		
		RTC clocked by LSE external quartz (32.768kHz), regulator in LP mode, HSI and HSE OFF (no independent watchdog) ⁽⁴⁾	LCD OFF	$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$	1.5	-	
				$T_A = 55^\circ\text{C}$	2.15	-	
				$T_A = 85^\circ\text{C}$	3.7	-	
				$T_A = 105^\circ\text{C}$	6.75	-	
			LCD ON (static duty) ⁽²⁾	$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$	1.6	-	
				$T_A = 55^\circ\text{C}$	2.3	-	
				$T_A = 85^\circ\text{C}$	3.8	-	
				$T_A = 105^\circ\text{C}$	6.85	-	
			LCD ON (1/8 duty) ⁽³⁾	$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$	4	-	
				$T_A = 55^\circ\text{C}$	4.85	-	
				$T_A = 85^\circ\text{C}$	6.5	-	
				$T_A = 105^\circ\text{C}$	9.1	-	
			LCD OFF	$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$ $V_{DD} = 1.8\text{V}$	1.2	-	
				$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$ $V_{DD} = 3.0\text{V}$	1.5	-	
				$T_A = -40^\circ\text{C} \text{ to } 25^\circ\text{C}$ $V_{DD} = 3.6\text{V}$	1.75	-	

Table 24. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
I_{DD} (Standby with RTC)	Supply current in Standby mode with RTC enabled	RTC clocked by LSI (no independent watchdog)	$T_A = -40^{\circ}\text{C}$ to 25°C $V_{DD} = 1.8\text{ V}$	0.905	-
			$T_A = -40^{\circ}\text{C}$ to 25°C	1.15	1.9
			$T_A = 55^{\circ}\text{C}$	1.5	2.2
			$T_A = 85^{\circ}\text{C}$	1.750	4
			$T_A = 105^{\circ}\text{C}$	2.1	8.3 ⁽²⁾
		RTC clocked by LSE external quartz (no independent watchdog) ⁽³⁾	$T_A = -40^{\circ}\text{C}$ to 25°C $V_{DD} = 1.8\text{ V}$	0.98	-
			$T_A = -40^{\circ}\text{C}$ to 25°C	1.3	-
			$T_A = 55^{\circ}\text{C}$	1.7	-
			$T_A = 85^{\circ}\text{C}$	2.05	-
			$T_A = 105^{\circ}\text{C}$	2.45	-
I_{DD} (Standby)	Supply current in Standby mode (RTC disabled)	Independent watchdog and LSI enabled	$T_A = -40^{\circ}\text{C}$ to 25°C	1	1.7
		Independent watchdog and LSI OFF	$T_A = -40^{\circ}\text{C}$ to 25°C	0.29	0.6
			$T_A = 55^{\circ}\text{C}$	0.345	0.9
			$T_A = 85^{\circ}\text{C}$	0.575	2.75
			$T_A = 105^{\circ}\text{C}$	1.45	7 ⁽²⁾
I_{DD} (WU from Standby)	Supply current during wakeup time from Standby mode	-	$T_A = -40^{\circ}\text{C}$ to 25°C	1	-
					mA

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on

- Guaranteed by characterization, unless otherwise specified

6.3.6 External clock source characteristics

High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in [Section 6.3.12](#). However, the recommended clock input waveform is shown in [Figure 12](#).

Table 27. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE_ext}	User external clock source frequency	CSS is on or PLL is used	1	8	32	MHz
		CSS is off, PLL not used	0	8	32	MHz
V_{HSEH}	OSC_IN input pin high level voltage	-	$0.7V_{DD}$	-	V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage		V_{SS}	-	$0.3V_{DD}$	
$t_w(HSEH)$	OSC_IN high or low time		12	-	-	ns
$t_r(HSE)$	OSC_IN rise or fall time		-	-	20	
$C_{in(HSE)}$	OSC_IN input capacitance		-	2.6	-	pF

- Guaranteed by design.

Figure 12. High-speed external clock source AC timing diagram



MS19214V2

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 39. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. frequency range			Unit
				4 MHz voltage range 3	16 MHz voltage range 2	32 MHz voltage range 1	
S_{EMI}	Peak level	$V_{\text{DD}} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$, LQFP100 package compliant with IEC 61967-2	0.1 to 30 MHz	3	-6	-5	dB μ V
			30 to 130 MHz	18	4	-7	
			130 MHz to 1GHz	15	5	-7	
			SAE EMI Level	2.5	2	1	

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114, ANSI/ESD STM5.3.1. standard.

Table 40. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value⁽¹⁾	Unit
$V_{\text{ESD(HBM)}}$	Electrostatic discharge voltage (human body model)	$T_A = +25^\circ\text{C}$, conforming to JESD22-A114	2	2000	V
$V_{\text{ESD(CDM)}}$	Electrostatic discharge voltage (charge device model)	$T_A = +25^\circ\text{C}$, conforming to ANSI/ESD STM5.3.1.	C4	500	V

1. Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 41. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105^\circ\text{C}$ conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation.

However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.


The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu\text{A}/+0 \mu\text{A}$ range), or other functional failure (for example reset occurrence oscillator frequency deviation, LCD levels).

The test results are given in the [Table 42](#).

Table 42. I/O current injection susceptibility

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
I_{INJ}	Injected current on all 5 V tolerant (FT) pins	-5 ⁽¹⁾	NA	mA
	Injected current on BOOT0	-0	NA	
	Injected current on any other pin	-5 ⁽¹⁾	+5	

1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Figure 16. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see [Table 46](#))

Unless otherwise specified, the parameters given in [Table 46](#) are derived from tests performed under the conditions summarized in [Table 14](#).

Table 46. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST input low level voltage	-	-	-	0.3 V_{DD}	V
$V_{IH(NRST)}^{(1)}$	NRST input high level voltage	-	$0.39V_{DD}+0.59$	-	-	
$V_{OL(NRST)}^{(1)}$	NRST output low level voltage	$I_{OL} = 2 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	-	0.4	
		$I_{OL} = 1.5 \text{ mA}$ $1.65 \text{ V} < V_{DD} < 2.7 \text{ V}$	-	-		
$V_{hys(NRST)}^{(1)}$	NRST Schmitt trigger voltage hysteresis	-	-	$10\%V_{DD}^{(2)}$	-	mV
R_{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	k Ω
$V_{F(NRST)}^{(1)}$	NRST input filtered pulse	-	-	-	50	ns
$V_{NF(NRST)}^{(3)}$	NRST input not filtered pulse	-	350	-	-	ns

1. Guaranteed by design.
2. With a minimum of 200 mV.
3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

6.3.16 Communications interfaces

I²C interface characteristics

The device I²C interface meets the requirements of the standard I²C communication protocol with the following restrictions: SDA and SCL are not “true” open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in [Table 48](#). Refer also to [Section 6.3.13: I/O port characteristics](#) for more details on the input/output characteristics (SDA and SCL).

Table 48. I²C characteristics

Symbol	Parameter	Standard mode I ² C ⁽¹⁾⁽²⁾		Fast mode I ² C ⁽¹⁾⁽²⁾		Unit
		Min	Max	Min	Max	
t _w (SCLL)	SCL clock low time	4.7	-	1.3	-	μs
t _w (SCLH)	SCL clock high time	4.0	-	0.6	-	
t _{su} (SDA)	SDA setup time	250	-	100	-	ns
t _h (SDA)	SDA data hold time	-	3450 ⁽³⁾	-	900 ⁽³⁾	
t _r (SDA) t _r (SCL)	SDA and SCL rise time	-	1000	-	300	ns
t _f (SDA) t _f (SCL)	SDA and SCL fall time	-	300	-	300	
t _h (STA)	Start condition hold time	4.0	-	0.6	-	μs
t _{su} (STA)	Repeated Start condition setup time	4.7	-	0.6	-	
t _{su} (STO)	Stop condition setup time	4.0	-	0.6	-	μs
t _w (STO:STA)	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
C _b	Capacitive load for each bus line	-	400	-	400	pF
t _{SP}	Pulse width of spikes that are suppressed by the analog filter	0	50 ⁽⁴⁾	0	50 ⁽⁴⁾	ns

- Guaranteed by design.
- f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast mode clock.
- The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.
- The minimum width of the spikes filtered by the analog filter is above t_{SP(max)}.

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in [Table 14](#).

Refer to [Section 6.3.12: I/O current injection characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 50. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
f_{SCK} $1/t_c(SCK)$	SPI clock frequency	Master mode	-	16	MHz
		Slave mode	-	16	
		Slave transmitter	-	12 ⁽³⁾	
$t_{r(SCK)}^{(2)}$ $t_{f(SCK)}^{(2)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
$t_{su(NSS)}$	NSS setup time	Slave mode	$4t_{HCLK}$	-	ns
$t_h(NSS)$	NSS hold time	Slave mode	$2t_{HCLK}$	-	
$t_{w(SCKH)}^{(2)}$ $t_{w(SCKL)}^{(2)}$	SCK high and low time	Master mode	$t_{SCK}/2\text{--}5$	$t_{SCK}/2\text{--}3$	
$t_{su(MI)}^{(2)}$	Data input setup time	Master mode	5	-	
$t_{su(SI)}^{(2)}$		Slave mode	6	-	
$t_{h(MI)}^{(2)}$	Data input hold time	Master mode	5	-	
$t_{h(SI)}^{(2)}$		Slave mode	5	-	
$t_a(SO)^{(4)}$	Data output access time	Slave mode	0	$3t_{HCLK}$	
$t_v(SO)^{(2)}$	Data output valid time	Slave mode	-	33	
$t_v(MO)^{(2)}$	Data output valid time	Master mode	-	6.5	
$t_h(SO)^{(2)}$	Data output hold time	Slave mode	17	-	
$t_h(MO)^{(2)}$		Master mode	0.5	-	

1. The characteristics above are given for voltage range 1.
2. Guaranteed by characterization results.
3. The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.
4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 51. USB startup time

Symbol	Parameter	Max	Unit
$t_{STARTUP}^{(1)}$	USB transceiver startup time	1	μs

1. Guaranteed by design.

Table 52. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input levels					
V_{DD}	USB operating voltage	-	3.0	3.6	V
$V_{DI}^{(2)}$	Differential input sensitivity	$I(USB_DP, USB_DM)$	0.2	-	V
$V_{CM}^{(2)}$	Differential common mode range	Includes V_{DI} range	0.8	2.5	
$V_{SE}^{(2)}$	Single ended receiver threshold	-	1.3	2.0	
Output levels					
$V_{OL}^{(3)}$	Static output level low	R_L of 1.5 kΩ to 3.6 V ⁽⁴⁾	-	0.3	V
$V_{OH}^{(3)}$	Static output level high	R_L of 15 kΩ to $V_{SS}^{(4)}$	2.8	3.6	

1. All the voltages are measured from the local ground potential.

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

4. R_L is the load connected on the USB drivers.

Figure 22. USB timings: definition of data signal rise and fall time




Table 53. USB: full speed electrical characteristics

Driver characteristics ⁽¹⁾					
Symbol	Parameter	Conditions	Min	Max	Unit
t_r	Rise time ⁽²⁾	$C_L = 50 \text{ pF}$	4	20	ns
t_f	Fall Time ⁽²⁾	$C_L = 50 \text{ pF}$	4	20	ns

Table 57. ADC accuracy⁽¹⁾⁽²⁾

Symbol	Parameter	Test conditions	Min ⁽³⁾	Typ	Max ⁽³⁾	Unit
ET	Total unadjusted error	$2.4 \text{ V} \leq V_{DDA} \leq 3.6 \text{ V}$ $2.4 \text{ V} \leq V_{REF+} \leq 3.6 \text{ V}$ $f_{ADC} = 8 \text{ MHz}, R_{AIN} = 50 \Omega$ $T_A = -40 \text{ to } 105^\circ\text{C}$	-	2	4	LSB
EO	Offset error		-	1	2	
EG	Gain error		-	1.5	3.5	
ED	Differential linearity error		-	1	2	
EL	Integral linearity error		-	1.7	3	
ENOB	Effective number of bits	$2.4 \text{ V} \leq V_{DDA} \leq 3.6 \text{ V}$ $V_{DDA} = V_{REF+}$ $f_{ADC} = 16 \text{ MHz}, R_{AIN} = 50 \Omega$ $T_A = -40 \text{ to } 105^\circ\text{C}$ $F_{input} = 10 \text{ kHz}$	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio		57.5	62	-	dB
SNR	Signal-to-noise ratio		57.5	62	-	
THD	Total harmonic distortion		-	-70	-65	
ENOB	Effective number of bits	$1.8 \text{ V} \leq V_{DDA} \leq 2.4 \text{ V}$ $V_{DDA} = V_{REF+}$ $f_{ADC} = 8 \text{ MHz or } 4 \text{ MHz}, R_{AIN} = 50 \Omega$ $T_A = -40 \text{ to } 105^\circ\text{C}$ $F_{input} = 10 \text{ kHz}$	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio		57.5	62	-	dB
SNR	Signal-to-noise ratio		57.5	62	-	
THD	Total harmonic distortion		-	-70	-65	
ET	Total unadjusted error	$2.4 \text{ V} \leq V_{DDA} \leq 3.6 \text{ V}$ $1.8 \text{ V} \leq V_{REF+} \leq 2.4 \text{ V}$ $f_{ADC} = 4 \text{ MHz}, R_{AIN} = 50 \Omega$ $T_A = -40 \text{ to } 105^\circ\text{C}$	-	4	6.5	LSB
EO	Offset error		-	2	4	
EG	Gain error		-	4	6	
ED	Differential linearity error		-	1	2	
EL	Integral linearity error		-	1.5	3	
ET	Total unadjusted error	$1.8 \text{ V} \leq V_{DDA} \leq 2.4 \text{ V}$ $1.8 \text{ V} \leq V_{REF+} \leq 2.4 \text{ V}$ $f_{ADC} = 4 \text{ MHz}, R_{AIN} = 50 \Omega$ $T_A = -40 \text{ to } 105^\circ\text{C}$	-	2	3	LSB
EO	Offset error		-	1	1.5	
EG	Gain error		-	1.5	2	
ED	Differential linearity error		-	1	2	
EL	Integral linearity error		-	1	1.5	

1. ADC DC accuracy values are measured after internal calibration.
2. ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in [Section 6.3.12](#) does not affect the ADC accuracy.
3. Guaranteed by characterization results.

6.3.18 DAC electrical specifications

Data guaranteed by design, unless otherwise specified.

Table 59. DAC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	-	1.8	-	3.6	V
V_{REF+}	Reference supply voltage	V_{REF+} must always be below V_{DDA}	1.8	-	3.6	
V_{REF-}	Lower reference voltage	-	V_{SSA}			
$I_{DDVREF+}^{(1)}$	Current consumption on V_{REF+} supply $V_{REF+} = 3.3$ V	No load, middle code (0x800)	-	130	220	μA
		No load, worst code (0x000)	-	220	350	
$I_{DDA}^{(1)}$	Current consumption on V_{DDA} supply $V_{DDA} = 3.3$ V	No load, middle code (0x800)	-	210	320	
		No load, worst code (0xF1C)	-	320	520	
$R_L^{(2)}$	Resistive load	DAC output buffer ON	5	-	-	k Ω
$C_L^{(2)}$	Capacitive load		-	-	50	pF
R_O	Output impedance	DAC output buffer OFF	12	16	20	k Ω
V_{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON	0.2	-	$V_{DDA} - 0.2$	V
		DAC output buffer OFF	0.5	-	$V_{REF+} - 1LSB$	mV
DNL ⁽¹⁾	Differential non linearity ⁽³⁾	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω DAC output buffer ON	-	1.5	3	LSB
		No R_L , $C_L \leq 50$ pF DAC output buffer OFF	-	1.5	3	
INL ⁽¹⁾	Integral non linearity ⁽⁴⁾	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω DAC output buffer ON	-	2	4	
		No R_L , $C_L \leq 50$ pF DAC output buffer OFF	-	2	4	
Offset ⁽¹⁾	Offset error at code 0x800 ⁽⁵⁾	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω DAC output buffer ON	-	± 10	± 25	
		No R_L , $C_L \leq 50$ pF DAC output buffer OFF	-	± 5	± 8	
Offset1 ⁽¹⁾	Offset error at code 0x001 ⁽⁶⁾	No R_L , $C_L \leq 50$ pF DAC output buffer OFF	-	± 1.5	± 5	

Table 59. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
dOffset/dT ⁽¹⁾	Offset error temperature coefficient (code 0x800)	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to $50^\circ C$ DAC output buffer OFF	-20	-10	0	$\mu V/^\circ C$
		$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to $50^\circ C$ DAC output buffer ON	0	20	50	
Gain ⁽¹⁾	Gain error ⁽⁷⁾	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / -0.5%	$\%$
		No R_L , $C_L \leq 50$ pF DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	
dGain/dT ⁽¹⁾	Gain error temperature coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to $50^\circ C$ DAC output buffer OFF	-10	-2	0	$\mu V/^\circ C$
		$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to $50^\circ C$ DAC output buffer ON	-40	-8	0	
TUE ⁽¹⁾	Total unadjusted error	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω DAC output buffer ON	-	12	30	LSB
		No R_L , $C_L \leq 50$ pF DAC output buffer OFF	-	8	12	
tSETTLING	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ± 1 LSB)	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω	-	-	1	Msps
tWAKEUP	Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁸⁾	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω	-	9	15	μs
PSRR+	V_{DDA} supply rejection ratio (static DC measurement)	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω	-	-60	-35	dB

1. Data based on characterization results.
2. Connected between DAC_OUT and V_{SSA} .
3. Difference between two consecutive codes - 1 LSB.