



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 59 |
| Program Memory Size | 24KB (24K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 12x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LFQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21365cnfp-30 |

Table 1.2 Specifications for R8C/36C Group (2)

| Item | Function | Specification |
|---|--------------|---|
| Timer | Timer RE | 8 bits × 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode |
| | Timer RF | 16 bits × 1 Input capture mode (input capture circuit), output compare mode (output compare circuit) |
| | Timer RG | 16 bits × 1 (with 2 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder) |
| Serial Interface | UART0, UART1 | Clock synchronous serial I/O/UART × 2 channel |
| | UART2 | Clock synchronous serial I/O, UART, I ² C mode (I ² C bus), multiprocessor communication function |
| Synchronous Serial Communication Unit (SSU) | | 1 (shared with I ² C bus) |
| I ² C bus | | 1 (shared with SSU) |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) |
| A/D Converter | | 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode |
| D/A Converter | | 8-bit resolution × 2 circuits |
| Comparator B | | 2 circuits |
| Flash Memory | | <ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function • Background operation (BGO) function (data flash) |
| Operating Frequency/Supply Voltage | | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V) |
| Current consumption | | Typ. 7.0 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μA (VCC = 3.0 V, stop mode) |
| Operating Ambient Temperature | | −20 to 85°C (N version) −40 to 85°C (D version) ⁽¹⁾ |
| Package | | 64-pin LQFP • Package code: PLQP0064KB-A (previous code: 64P6Q-A) • Package code: PLQP0064GA-A (previous code: 64P6U-A) 64-pin TQFP • Package code: PTQP0064LB-A |

Note:

1. Specify the D version if D version functions are to be used.

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Tables 1.5 and 1.6 outline the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

Table 1.5 Pin Name Information by Pin Number (1)

| Pin Number | Control Pin | Port | I/O Pin Functions for Peripheral Modules | | | | | |
|------------|-------------|------|--|-------------------------|-----------------------|------|----------------------|--|
| | | | Interrupt | Timer | Serial Interface | SSU | I ² C bus | A/D Converter, D/A Converter, Comparator B |
| 1 | | P3_0 | | (TRA0/TRGCLKA) | | | | |
| 2 | | P4_2 | | | | | | VREF |
| 3 | MODE | | | | | | | |
| 4 | (XCIN) | P4_3 | | | | | | |
| 5 | (XCOUT) | P4_4 | | | | | | |
| 6 | RESET | | | | | | | |
| 7 | XOUT | P4_7 | | | | | | |
| 8 | VSS/AVSS | | | | | | | |
| 9 | XIN | P4_6 | | | | | | |
| 10 | VCC/AVCC | | | | | | | |
| 11 | | P5_4 | | (TRCIOD) | | | | |
| 12 | | P5_3 | | (TRCIOC) | | | | |
| 13 | | P5_2 | | (TRCIOB) | | | | |
| 14 | | P5_1 | | (TRCIOA/TRCTRG) | | | | |
| 15 | | P5_0 | | (TRCCLK) | | | | |
| 16 | | P3_7 | | TRA0 | (TXD2/SDA2/RXD2/SCL2) | SSO | SDA | |
| 17 | | P3_5 | | (TRCIOD) | (CLK2) | SSCK | SCL | |
| 18 | | P3_4 | | (TRCIOC) | (TXD2/SDA2/RXD2/SCL2) | SSI | | IVREF3 |
| 19 | | P3_3 | INT3 | (TRCCLK) | (CTS2/RTS2) | SCS | | IVCMP3 |
| 20 | | P2_7 | | (TRDIOD1) | | | | |
| 21 | | P2_6 | | (TRDIOC1) | | | | |
| 22 | | P2_5 | | (TRDIOB1) | | | | |
| 23 | | P2_4 | | (TRDIOA1) | | | | |
| 24 | | P2_3 | | (TRDIOD0) | | | | |
| 25 | | P2_2 | | (TRCIOD/TRDIOB0) | | | | |
| 26 | | P2_1 | | (TRCIOC/TRDIOC0) | | | | |
| 27 | | P2_0 | (INT1) | (TRCIOB/TRDIOA0/TRDCLK) | | | | |
| 28 | | P3_6 | (INT1) | | | | | |
| 29 | | P3_1 | | (TRBO) | | | | |
| 30 | | P8_6 | | | | | | |
| 31 | | P8_5 | | (TRFO12) | | | | |
| 32 | | P8_4 | | (TRFO11) | | | | |
| 33 | | P8_3 | | (TRFI/TRFO10) | | | | |
| 34 | | P8_2 | | (TRFO02) | | | | |
| 35 | | P8_1 | | (TRFO01) | | | | |
| 36 | | P8_0 | | (TRFO00) | | | | |
| 37 | | P6_7 | (INT3) | (TRCIOD) | | | | |
| 38 | | P6_6 | INT2 | (TRCIOC) | (TXD2/SDA2) | | | |
| 39 | | P6_5 | INT4 | (TRCIOB) | (CLK2/CLK1) | | | |

Note:

1. Can be assigned to the pin in parentheses by a program.

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

| Address | Register | Symbol | After Reset |
|---------|--|----------|--------------------------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 00101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | Module Standby Control Register | MSTCR | 00h |
| 0009h | System Clock Control Register 3 | CM3 | 00h |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Reset Source Determination Register | RSTFR | 0XXXXXXb (2) |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTs | XXh |
| 000Fh | Watchdog Timer Control Register | WDTC | 00111111b |
| 0010h | | | |
| 0011h | | | |
| 0012h | | | |
| 0013h | | | |
| 0014h | | | |
| 0015h | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When shipping |
| 0016h | | | |
| 0017h | | | |
| 0018h | | | |
| 0019h | | | |
| 001Ah | | | |
| 001Bh | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h 10000000b (3) |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | On-Chip Reference Voltage Control Register | OCVREFCR | 00h |
| 0027h | | | |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | When shipping |
| 002Ah | High-Speed On-Chip Oscillator Control Register 5 | FRA5 | When shipping |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When shipping |
| 002Ch | | | |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | High-Speed On-Chip Oscillator Control Register 3 | FRA3 | When shipping |
| 0030h | Voltage Monitor Circuit Control Register | CMPA | 00h |
| 0031h | Voltage Monitor Circuit Edge Select Register | VCAC | 00h |
| 0032h | | | |
| 0033h | Voltage Detect Register 1 | VCA1 | 00001000b |
| 0034h | Voltage Detect Register 2 | VCA2 | 00h (4) 00100000b (5) |
| 0035h | | | |
| 0036h | Voltage Detection 1 Level Select Register | VD1LS | 00000111b |
| 0037h | | | |
| 0038h | Voltage Monitor 0 Circuit Control Register | VW0C | 1100X010b (4) 1100X011b (5) |
| 0039h | Voltage Monitor 1 Circuit Control Register | VW1C | 10001010b |

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.
4. The LVDAS bit in the OFS register is set to 1.
5. The LVDAS bit in the OFS register is set to 0.

Table 4.6 SFR Information (6) (1)

| Address | Register | Symbol | After Reset |
|---------|---|----------|-------------|
| 0140h | Timer RD Control Register 0 | TRDCR0 | 00h |
| 0141h | Timer RD I/O Control Register A0 | TRDIORA0 | 10001000b |
| 0142h | Timer RD I/O Control Register C0 | TRDIORC0 | 10001000b |
| 0143h | Timer RD Status Register 0 | TRDSR0 | 11100000b |
| 0144h | Timer RD Interrupt Enable Register 0 | TRDIER0 | 11100000b |
| 0145h | Timer RD PWM Mode Output Level Control Register 0 | TRDPOCR0 | 11111000b |
| 0146h | Timer RD Counter 0 | TRD0 | 00h |
| 0147h | | | 00h |
| 0148h | Timer RD General Register A0 | TRDGRA0 | FFh |
| 0149h | | | FFh |
| 014Ah | Timer RD General Register B0 | TRDGRB0 | FFh |
| 014Bh | | | FFh |
| 014Ch | Timer RD General Register C0 | TRDGRC0 | FFh |
| 014Dh | | | FFh |
| 014Eh | Timer RD General Register D0 | TRDGRD0 | FFh |
| 014Fh | | | FFh |
| 0150h | Timer RD Control Register 1 | TRDCR1 | 00h |
| 0151h | Timer RD I/O Control Register A1 | TRDIORA1 | 10001000b |
| 0152h | Timer RD I/O Control Register C1 | TRDIORC1 | 10001000b |
| 0153h | Timer RD Status Register 1 | TRDSR1 | 11000000b |
| 0154h | Timer RD Interrupt Enable Register 1 | TRDIER1 | 11100000b |
| 0155h | Timer RD PWM Mode Output Level Control Register 1 | TRDPOCR1 | 11111000b |
| 0156h | Timer RD Counter 1 | TRD1 | 00h |
| 0157h | | | 00h |
| 0158h | Timer RD General Register A1 | TRDGRA1 | FFh |
| 0159h | | | FFh |
| 015Ah | Timer RD General Register B1 | TRDGRB1 | FFh |
| 015Bh | | | FFh |
| 015Ch | Timer RD General Register C1 | TRDGRC1 | FFh |
| 015Dh | | | FFh |
| 015Eh | Timer RD General Register D1 | TRDGRD1 | FFh |
| 015Fh | | | FFh |
| 0160h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 0161h | UART1 Bit Rate Register | U1BRG | XXh |
| 0162h | UART1 Transmit Buffer Register | U1TB | XXh |
| 0163h | | | XXh |
| 0164h | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 0165h | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 0166h | UART1 Receive Buffer Register | U1RB | XXh |
| 0167h | | | XXh |
| 0168h | | | |
| 0169h | | | |
| 016Ah | | | |
| 016Bh | | | |
| 016Ch | | | |
| 016Dh | | | |
| 016Eh | | | |
| 016Fh | | | |
| 0170h | Timer RG Mode Register | TRGMR | 01000000b |
| 0171h | Timer RG Count Control Register | TRGCNTC | 00h |
| 0172h | Timer RG Control Register | TRGCR | 10000000b |
| 0173h | Timer RG Interrupt Enable Register | TRGIER | 11110000b |
| 0174h | Timer RG Status Register | TRGSR | 11100000b |
| 0175h | Timer RG I/O Control Register | TRGIOR | 00h |
| 0176h | Timer RG Counter | TRG | 00h |
| 0177h | | | 00h |
| 0178h | Timer RG General Register A | TRGGRA | FFh |
| 0179h | | | FFh |
| 017Ah | Timer RG General Register B | TRGGRB | FFh |
| 017Bh | | | FFh |
| 017Ch | Timer RG General Register C | TRGGRC | FFh |
| 017Dh | | | FFh |
| 017Eh | Timer RG General Register D | TRGGRD | FFh |
| 017Fh | | | FFh |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.8 SFR Information (8) (1)

| Address | Register | Symbol | After Reset |
|---------|---|--------|-------------|
| 01C0h | Address Match Interrupt Register 0 | RMAD0 | XXh |
| 01C1h | | | XXh |
| 01C2h | | | 0000XXXXb |
| 01C3h | Address Match Interrupt Enable Register 0 | AIER0 | 00h |
| 01C4h | Address Match Interrupt Register 1 | RMAD1 | XXh |
| 01C5h | | | XXh |
| 01C6h | | | 0000XXXXb |
| 01C7h | Address Match Interrupt Enable Register 1 | AIER1 | 00h |
| 01C8h | | | |
| 01C9h | | | |
| 01CAh | | | |
| 01CBh | | | |
| 01CCh | | | |
| 01CDh | | | |
| 01CEh | | | |
| 01CFh | | | |
| 01D0h | | | |
| 01D1h | | | |
| 01D2h | | | |
| 01D3h | | | |
| 01D4h | | | |
| 01D5h | | | |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | | | |
| 01D9h | | | |
| 01DAh | | | |
| 01DBh | | | |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DFh | | | |
| 01E0h | Pull-Up Control Register 0 | PUR0 | 00h |
| 01E1h | Pull-Up Control Register 1 | PUR1 | 00h |
| 01E2h | Pull-Up Control Register 2 | PUR2 | 00h |
| 01E3h | | | |
| 01E4h | | | |
| 01E5h | | | |
| 01E6h | | | |
| 01E7h | | | |
| 01E8h | | | |
| 01E9h | | | |
| 01EAh | | | |
| 01EBh | | | |
| 01ECh | | | |
| 01EDh | | | |
| 01EEh | | | |
| 01EFh | | | |
| 01F0h | Port P1 Drive Capacity Control Register | P1DRR | 00h |
| 01F1h | Port P2 Drive Capacity Control Register | P2DRR | 00h |
| 01F2h | Drive Capacity Control Register 0 | DRR0 | 00h |
| 01F3h | Drive Capacity Control Register 1 | DRR1 | 00h |
| 01F4h | Drive Capacity Control Register 2 | DRR2 | 00h |
| 01F5h | Input Threshold Control Register 0 | VLT0 | 00h |
| 01F6h | Input Threshold Control Register 1 | VLT1 | 00h |
| 01F7h | Input Threshold Control Register 2 | VLT2 | 00h |
| 01F8h | Comparator B Control Register 0 | INTCMP | 00h |
| 01F9h | | | |
| 01FAh | External Input Enable Register 0 | INTEN | 00h |
| 01FBh | External Input Enable Register 1 | INTEN1 | 00h |
| 01FCh | INT Input Filter Select Register 0 | INTF | 00h |
| 01FDh | INT Input Filter Select Register 1 | INTF1 | 00h |
| 01FEh | Key Input Enable Register 0 | KIEN | 00h |
| 01FFh | | | |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.9 SFR Information (9) (1)

| Address | Register | Symbol | After Reset |
|---------|--------------------------|--------|-------------|
| 2C00h | DTC Transfer Vector Area | | XXh |
| 2C01h | DTC Transfer Vector Area | | XXh |
| 2C02h | DTC Transfer Vector Area | | XXh |
| 2C03h | DTC Transfer Vector Area | | XXh |
| 2C04h | DTC Transfer Vector Area | | XXh |
| 2C05h | DTC Transfer Vector Area | | XXh |
| 2C06h | DTC Transfer Vector Area | | XXh |
| 2C07h | DTC Transfer Vector Area | | XXh |
| 2C08h | DTC Transfer Vector Area | | XXh |
| 2C09h | DTC Transfer Vector Area | | XXh |
| 2C0Ah | DTC Transfer Vector Area | | XXh |
| : | DTC Transfer Vector Area | | XXh |
| : | DTC Transfer Vector Area | | XXh |
| 2C3Ah | DTC Transfer Vector Area | | XXh |
| 2C3Bh | DTC Transfer Vector Area | | XXh |
| 2C3Ch | DTC Transfer Vector Area | | XXh |
| 2C3Dh | DTC Transfer Vector Area | | XXh |
| 2C3Eh | DTC Transfer Vector Area | | XXh |
| 2C3Fh | DTC Transfer Vector Area | | XXh |
| 2C40h | DTC Control Data 0 | DTCD0 | XXh |
| 2C41h | | | XXh |
| 2C42h | | | XXh |
| 2C43h | | | XXh |
| 2C44h | | | XXh |
| 2C45h | | | XXh |
| 2C46h | | | XXh |
| 2C47h | | | XXh |
| 2C48h | DTC Control Data 1 | DTCD1 | XXh |
| 2C49h | | | XXh |
| 2C4Ah | | | XXh |
| 2C4Bh | | | XXh |
| 2C4Ch | | | XXh |
| 2C4Dh | | | XXh |
| 2C4Eh | | | XXh |
| 2C4Fh | | | XXh |
| 2C50h | DTC Control Data 2 | DTCD2 | XXh |
| 2C51h | | | XXh |
| 2C52h | | | XXh |
| 2C53h | | | XXh |
| 2C54h | | | XXh |
| 2C55h | | | XXh |
| 2C56h | | | XXh |
| 2C57h | | | XXh |
| 2C58h | DTC Control Data 3 | DTCD3 | XXh |
| 2C59h | | | XXh |
| 2C5Ah | | | XXh |
| 2C5Bh | | | XXh |
| 2C5Ch | | | XXh |
| 2C5Dh | | | XXh |
| 2C5Eh | | | XXh |
| 2C5Fh | | | XXh |
| 2C60h | DTC Control Data 4 | DTCD4 | XXh |
| 2C61h | | | XXh |
| 2C62h | | | XXh |
| 2C63h | | | XXh |
| 2C64h | | | XXh |
| 2C65h | | | XXh |
| 2C66h | | | XXh |
| 2C67h | | | XXh |
| 2C68h | DTC Control Data 5 | DTCD5 | XXh |
| 2C69h | | | XXh |
| 2C6Ah | | | XXh |
| 2C6Bh | | | XXh |
| 2C6Ch | | | XXh |
| 2C6Dh | | | XXh |
| 2C6Eh | | | XXh |
| 2C6Fh | | | XXh |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.10 SFR Information (10) (1)

| Address | Register | Symbol | After Reset |
|---------|---------------------|--------|-------------|
| 2C70h | DTC Control Data 6 | DTCD6 | XXh |
| 2C71h | | | XXh |
| 2C72h | | | XXh |
| 2C73h | | | XXh |
| 2C74h | | | XXh |
| 2C75h | | | XXh |
| 2C76h | | | XXh |
| 2C77h | | | XXh |
| 2C78h | DTC Control Data 7 | DTCD7 | XXh |
| 2C79h | | | XXh |
| 2C7Ah | | | XXh |
| 2C7Bh | | | XXh |
| 2C7Ch | | | XXh |
| 2C7Dh | | | XXh |
| 2C7Eh | | | XXh |
| 2C7Fh | | | XXh |
| 2C80h | DTC Control Data 8 | DTCD8 | XXh |
| 2C81h | | | XXh |
| 2C82h | | | XXh |
| 2C83h | | | XXh |
| 2C84h | | | XXh |
| 2C85h | | | XXh |
| 2C86h | | | XXh |
| 2C87h | | | XXh |
| 2C88h | DTC Control Data 9 | DTCD9 | XXh |
| 2C89h | | | XXh |
| 2C8Ah | | | XXh |
| 2C8Bh | | | XXh |
| 2C8Ch | | | XXh |
| 2C8Dh | | | XXh |
| 2C8Eh | | | XXh |
| 2C8Fh | | | XXh |
| 2C90h | DTC Control Data 10 | DTCD10 | XXh |
| 2C91h | | | XXh |
| 2C92h | | | XXh |
| 2C93h | | | XXh |
| 2C94h | | | XXh |
| 2C95h | | | XXh |
| 2C96h | | | XXh |
| 2C97h | | | XXh |
| 2C98h | DTC Control Data 11 | DTCD11 | XXh |
| 2C99h | | | XXh |
| 2C9Ah | | | XXh |
| 2C9Bh | | | XXh |
| 2C9Ch | | | XXh |
| 2C9Dh | | | XXh |
| 2C9Eh | | | XXh |
| 2C9Fh | | | XXh |
| 2CA0h | DTC Control Data 12 | DTCD12 | XXh |
| 2CA1h | | | XXh |
| 2CA2h | | | XXh |
| 2CA3h | | | XXh |
| 2CA4h | | | XXh |
| 2CA5h | | | XXh |
| 2CA6h | | | XXh |
| 2CA7h | | | XXh |
| 2CA8h | DTC Control Data 13 | DTCD13 | XXh |
| 2CA9h | | | XXh |
| 2CAAh | | | XXh |
| 2CABh | | | XXh |
| 2CACH | | | XXh |
| 2CADh | | | XXh |
| 2CAEh | | | XXh |
| 2CAFh | | | XXh |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.11 SFR Information (11) (1)

| Address | Register | Symbol | After Reset |
|---------|---------------------|--------|-------------|
| 2CB0h | DTC Control Data 14 | DTCD14 | XXh |
| 2CB1h | | | XXh |
| 2CB2h | | | XXh |
| 2CB3h | | | XXh |
| 2CB4h | | | XXh |
| 2CB5h | | | XXh |
| 2CB6h | | | XXh |
| 2CB7h | | | XXh |
| 2CB8h | DTC Control Data 15 | DTCD15 | XXh |
| 2CB9h | | | XXh |
| 2CBAh | | | XXh |
| 2CBBh | | | XXh |
| 2CBCh | | | XXh |
| 2CBDh | | | XXh |
| 2CBEh | | | XXh |
| 2CBFh | | | XXh |
| 2CC0h | DTC Control Data 16 | DTCD16 | XXh |
| 2CC1h | | | XXh |
| 2CC2h | | | XXh |
| 2CC3h | | | XXh |
| 2CC4h | | | XXh |
| 2CC5h | | | XXh |
| 2CC6h | | | XXh |
| 2CC7h | | | XXh |
| 2CC8h | DTC Control Data 17 | DTCD17 | XXh |
| 2CC9h | | | XXh |
| 2CCAh | | | XXh |
| 2CCBh | | | XXh |
| 2CCCh | | | XXh |
| 2CCDh | | | XXh |
| 2CCEh | | | XXh |
| 2CCFh | | | XXh |
| 2CD0h | DTC Control Data 18 | DTCD18 | XXh |
| 2CD1h | | | XXh |
| 2CD2h | | | XXh |
| 2CD3h | | | XXh |
| 2CD4h | | | XXh |
| 2CD5h | | | XXh |
| 2CD6h | | | XXh |
| 2CD7h | | | XXh |
| 2CD8h | DTC Control Data 19 | DTCD19 | XXh |
| 2CD9h | | | XXh |
| 2CDAh | | | XXh |
| 2CDBh | | | XXh |
| 2CDCh | | | XXh |
| 2CDDh | | | XXh |
| 2CDEh | | | XXh |
| 2CDFh | | | XXh |
| 2CE0h | DTC Control Data 20 | DTCD20 | XXh |
| 2CE1h | | | XXh |
| 2CE2h | | | XXh |
| 2CE3h | | | XXh |
| 2CE4h | | | XXh |
| 2CE5h | | | XXh |
| 2CE6h | | | XXh |
| 2CE7h | | | XXh |
| 2CE8h | DTC Control Data 21 | DTCD21 | XXh |
| 2CE9h | | | XXh |
| 2CEAh | | | XXh |
| 2CEBh | | | XXh |
| 2CECh | | | XXh |
| 2CEDh | | | XXh |
| 2CEEh | | | XXh |
| 2CEFh | | | XXh |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 5.3 A/D Converter Characteristics

| Symbol | Parameter | | Conditions | | Standard | | | Unit |
|-------------------|-------------------------------------|-------------|--|--|----------|------|------------------|------|
| | | | | | Min. | Typ. | Max. | |
| — | Resolution | | V _{ref} = AV _{CC} | | — | — | 10 | Bit |
| — | Absolute accuracy | 10-bit mode | V _{ref} = AV _{CC} = 5.0 V | AN0 to AN7 input, AN8 to AN11 input | — | — | ±3 | LSB |
| | | | V _{ref} = AV _{CC} = 3.3 V | AN0 to AN7 input, AN8 to AN11 input | — | — | ±5 | LSB |
| | | | V _{ref} = AV _{CC} = 3.0 V | AN0 to AN7 input, AN8 to AN11 input | — | — | ±5 | LSB |
| | | | V _{ref} = AV _{CC} = 2.2 V | AN0 to AN7 input, AN8 to AN11 input | — | — | ±5 | LSB |
| | | 8-bit mode | V _{ref} = AV _{CC} = 5.0 V | AN0 to AN7 input, AN8 to AN11 input | — | — | ±2 | LSB |
| | | | V _{ref} = AV _{CC} = 3.3 V | AN0 to AN7 input, AN8 to AN11 input | — | — | ±2 | LSB |
| | | | V _{ref} = AV _{CC} = 3.0 V | AN0 to AN7 input, AN8 to AN11 input | — | — | ±2 | LSB |
| | | | V _{ref} = AV _{CC} = 2.2 V | AN0 to AN7 input, AN8 to AN11 input | — | — | ±2 | LSB |
| φAD | A/D conversion clock | | 4.0 V ≤ V _{ref} = AV _{CC} ≤ 5.5 V ⁽²⁾ | | 2 | — | 20 | MHz |
| | | | 3.2 V ≤ V _{ref} = AV _{CC} ≤ 5.5 V ⁽²⁾ | | 2 | — | 16 | MHz |
| | | | 2.7 V ≤ V _{ref} = AV _{CC} ≤ 5.5 V ⁽²⁾ | | 2 | — | 10 | MHz |
| | | | 2.2 V ≤ V _{ref} = AV _{CC} ≤ 5.5 V ⁽²⁾ | | 2 | — | 5 | MHz |
| — | Tolerance level impedance | | | | — | 3 | — | kΩ |
| tCONV | Conversion time | 10-bit mode | V _{ref} = AV _{CC} = 5.0 V, φAD = 20 MHz | | 2.2 | — | — | μs |
| | | 8-bit mode | V _{ref} = AV _{CC} = 5.0 V, φAD = 20 MHz | | 2.2 | — | — | μs |
| tsAMP | Sampling time | | φAD = 20 MHz | | 0.8 | — | — | μs |
| I _{Vref} | V _{ref} current | | V _{CC} = 5.0 V, XIN = f ₁ = φAD = 20 MHz | | — | 45 | — | μA |
| V _{ref} | Reference voltage | | | | 2.2 | — | AV _{CC} | V |
| V _{IA} | Analog input voltage ⁽³⁾ | | | | 0 | — | V _{ref} | V |
| OCVREF | On-chip reference voltage | | 2 MHz ≤ φAD ≤ 4 MHz | | 1.19 | 1.34 | 1.49 | V |

Notes:

1. $V_{CC}/AV_{CC} = V_{ref} = 2.2$ to 5.5 V , $V_{SS} = 0\text{ V}$, and $T_{opr} = -20$ to $85\text{ }^\circ\text{C}$ (N version)/ -40 to $85\text{ }^\circ\text{C}$ (D version), unless otherwise specified.
2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|------------|-------------------------------|-----------|----------|------|------|-----------|
| | | | Min. | Typ. | Max. | |
| — | Resolution | | — | — | 8 | Bit |
| — | Absolute accuracy | | — | — | 2.5 | LSB |
| t_{su} | Setup time | | — | — | 3 | μs |
| R_o | Output resistor | | — | 6 | — | $k\Omega$ |
| I_{Vref} | Reference power input current | (Note 2) | — | — | 1.5 | mA |

Notes:

1. $V_{CC}/AV_{CC} = V_{ref} = 2.7$ to 5.5 V and $T_{opr} = -20$ to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.
2. This applies when one D/A converter is used and the value of the DAi register ($i = 0$ or 1) for the unused D/A converter is 00h.
The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Electrical Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|-----------|---|----------------------------|----------|------|----------------|---------|
| | | | Min. | Typ. | Max. | |
| V_{ref} | IVREF1, IVREF3 input reference voltage | | 0 | — | $V_{CC} - 1.4$ | V |
| V_I | IVCMP1, IVCMP3 input voltage | | -0.3 | — | $V_{CC} + 0.3$ | V |
| — | Offset | | — | 5 | 100 | mV |
| t_d | Comparator output delay time ⁽²⁾ | $V_I = V_{ref} \pm 100$ mV | — | 0.1 | — | μs |
| I_{CMP} | Comparator operating current | $V_{CC} = 5.0$ V | — | 17.5 | — | μA |

Notes:

1. $V_{CC} = 2.7$ to 5.5 V and $T_{opr} = -20$ to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.
2. When the digital filter is disabled.

Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|---------|--|---|----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| Vdet2 | Voltage detection level Vdet2_0 | At the falling of Vcc | 3.70 | 4.00 | 4.30 | V |
| — | Hysteresis width at the rising of Vcc in voltage detection 2 circuit | | — | 0.10 | — | V |
| — | Voltage detection 2 circuit response time (2) | At the falling of Vcc from 5.0 V to (Vdet2_0 – 0.1) V | — | 20 | 150 | μs |
| — | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0 V | — | 1.7 | — | μA |
| td(E-A) | Waiting time until voltage detection circuit operation starts (3) | | — | — | 100 | μs |

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = –20 to 85 °C (N version)/–40 to 85 °C (D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit (2)

| Symbol | Parameter | Condition | Standard | | | Unit |
|--------|----------------------------------|-----------|----------|------|--------|---------|
| | | | Min. | Typ. | Max. | |
| trth | External power Vcc rise gradient | (1) | 0 | — | 50,000 | mV/msec |

Notes:

1. The measurement condition is T_{opr} = –20 to 85 °C (N version)/–40 to 85 °C (D version), unless otherwise specified.
2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.


**Figure 5.3 Power-on Reset Circuit Electrical Characteristics**

Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU)

| Symbol | Parameter | | Conditions | Standard | | | Unit |
|--------|---------------------------------|--------|---------------------|------------|------|---------------|----------|
| | | | | Min. | Typ. | Max. | |
| tsucyc | SSCK clock cycle time | | | 4 | — | — | tcyc (2) |
| tHI | SSCK clock "H" width | | | 0.4 | — | 0.6 | tsucyc |
| tLO | SSCK clock "L" width | | | 0.4 | — | 0.6 | tsucyc |
| tRISE | SSCK clock rising time | Master | | — | — | 1 | tcyc (2) |
| | | Slave | | — | — | 1 | μs |
| tFALL | SSCK clock falling time | Master | | — | — | 1 | tcyc (2) |
| | | Slave | | — | — | 1 | μs |
| tsu | SSO, SSI data input setup time | | | 100 | — | — | ns |
| tH | SSO, SSI data input hold time | | | 1 | — | — | tcyc (2) |
| tLEAD | SCS setup time | Slave | | 1tcyc + 50 | — | — | ns |
| tLAG | SCS hold time | Slave | | 1tcyc + 50 | — | — | ns |
| tOD | SSO, SSI data output delay time | | | — | — | 1 | tcyc (2) |
| tsa | SSI slave access time | | 2.7 V ≤ Vcc ≤ 5.5 V | — | — | 1.5tcyc + 100 | ns |
| | | | 1.8 V ≤ Vcc < 2.7 V | — | — | 1.5tcyc + 200 | ns |
| tor | SSI slave out open time | | 2.7 V ≤ Vcc ≤ 5.5 V | — | — | 1.5tcyc + 100 | ns |
| | | | 1.8 V ≤ Vcc < 2.7 V | — | — | 1.5tcyc + 200 | ns |

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = −20 to 85 °C (N version)/−40 to 85 °C (D version), unless otherwise specified.
2. 1tcyc = 1/f1(s)




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.31 Electrical Characteristics (5) [$1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$]


| Symbol | Parameter | | Condition | | Standard | | | Unit |
|----------------------------------|---------------------|--|---|--------------------------------|-----------------------|------|-----------------|------------|
| | | | | | Min. | Typ. | Max. | |
| V _{OH} | Output "H" voltage | Other than XOUT | Drive capacity High | I _{OH} = -2 mA | V _{CC} - 0.5 | — | V _{CC} | V |
| | | | Drive capacity Low | I _{OH} = -1 mA | V _{CC} - 0.5 | — | V _{CC} | V |
| | | XOUT | | I _{OH} = -200 μ A | 1.0 | — | V _{CC} | V |
| V _{OL} | Output "L" voltage | Other than XOUT | Drive capacity High | I _{OL} = 2 mA | — | — | 0.5 | V |
| | | | Drive capacity Low | I _{OL} = 1 mA | — | — | 0.5 | V |
| | | XOUT | | I _{OL} = 200 μ A | — | — | 0.5 | V |
| V _{T+} -V _{T-} | Hysteresis | NT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO | | | 0.05 | 0.20 | — | V |
| | | RESET | | | 0.05 | 0.20 | — | V |
| I _{IH} | Input "H" current | | V _I = 2.2 V, V _{CC} = 2.2 V | | — | — | 4.0 | μ A |
| I _{IL} | Input "L" current | | V _I = 0 V, V _{CC} = 2.2 V | | — | — | -4.0 | μ A |
| R _{PULLUP} | Pull-up resistance | | V _I = 0 V, V _{CC} = 2.2 V | | 70 | 140 | 300 | k Ω |
| R _{IXIN} | Feedback resistance | XIN | | | — | 0.3 | — | M Ω |
| R _{IXCIN} | Feedback resistance | XCIN | | | — | 8 | — | M Ω |
| V _{RAM} | RAM hold voltage | | During stop mode | | 1.8 | — | — | V |

Note:

1. $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$, T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version), and f(XIN) = 5 MHz, unless otherwise specified.

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.



Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 Zhichunlu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
7F, No. 363 Fu Shing North Road Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Laviel' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141