



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21365cnfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Item	Function	Specification			
Timer	Timer RE	8 bits x 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode			
	Timer RF	16 bits × 1 Input capture mode (input capture circuit), output compare mode (output compare circuit)			
	Timer RG	16 bits × 1 (with 2 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder)			
Serial	UART0, UART1	Clock synchronous serial I/O/UART × 2 channel			
Interface	UART2	Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C bus), multiprocessor communication function			
Synchronou Communica	is Serial ition Unit (SSU)	1 (shared with I <sup>2</sup> C bus)			
I <sup>2</sup> C bus		1 (shared with SSU)			
LIN Module		Hardware LIN: 1 (timer RA, UART0)			
A/D Conver	ter	10-bit resolution × 12 channels, includes sample and hold function, with sweep mode			
D/A Conver	ter	8-bit resolution × 2 circuits			
Comparator	В	2 circuits			
Flash Memo	ory	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>Programming and erasure endurance:10,000 times (data flash) 1,000 times (program ROM)</li> <li>Program security: ROM code protect, ID code check</li> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> <li>Background operation (BGO) function (data flash)</li> </ul>			
Operating F Voltage	requency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)			
Current consumption		Typ. 7.0 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 $\mu$ A (VCC = 3.0 V, stop mode)			
Operating A	mbient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) <sup>(1)</sup>			
Package		64-pin LQFP • Package code: PLQP0064KB-A (previous code: 64P6Q-A) • Package code: PLQP0064GA-A (previous code: 64P6U-A) 64-pin TQFP • Package code: PTQP0064LB-A			

Table 1.2	Specifications for R8C/36C Group (2	2)
-----------	-------------------------------------	----

Note:

1. Specify the D version if D version functions are to be used.






Figure 1.1 Part Number, Memory Size, and Package of R8C/36C Group



		I/O Pin Functions for Peripheral Modules						
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
1		P3_0		(TRAO/TRGCLKA)				•
2		P4_2						VREF
3	MODE							
4	(XCIN)	P4_3						
5	(XCOUT)	P4_4						
6	RESET							
7	XOUT	P4_7						
8	VSS/AVSS							
9	XIN	P4_6						
10	VCC/AVCC							
11		P5_4		(TRCIOD)				
12		P5_3		(TRCIOC)				
13		P5_2		(TRCIOB)				
14		P5_1		(TRCIOA/TRCTRG)				
15		P5_0		(TRCCLK)				
16		P3_7		TRAO	(TXD2/SDA2/ RXD2/SCL2)	SSO	SDA	
17		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
18		P3_4		(TRCIOC)	(TXD2/SDA2/ RXD2/SCL2)	SSI		IVREF3
19		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
20		P2_7		(TRDIOD1)				
21		P2_6		(TRDIOC1)				
22		P2_5		(TRDIOB1)				
23		P2_4		(TRDIOA1)				
24		P2_3		(TRDIOD0)				
25		P2_2		(TRCIOD/TRDIOB0)				
26		P2_1		(TRCIOC/TRDIOC0)				
27		P2_0	(INT1)	(TRCIOB/TRDIOA0/ TRDCLK)				
28		P3_6	(INT1)					
29		P3_1		(TRBO)				
30		P8_6						
31		P8_5		(TRFO12)				
32		P8_4		(TRFO11)				
33		P8_3		(TRFI/TRFO10)				
34		P8_2		(TRF002)				
35		P8_1		(TRF001)				
36		P8_0		(TRFO00)				
37		P6_7	(INT3)	(TRCIOD)				
38		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)			
39		P6_5	INT4	(TRCIOB)	(CLK2/CLK1)			

# Table 1.5 Pin Name Information by Pin Number (1)

Note:

1. Can be assigned to the pin in parentheses by a program.

				I/O Pin Fund	tions for Periphe	eral Mod	dules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
40		P4_5	INT0		(RXD2/SCL2)			ADTRG
41		P1_7	INT1	(TRAIO)				IVCMP1
42		P1_6			(CLK0)			IVREF1
43		P1_5	(INT1)	(TRAIO)	(RXD0)			
44		P1_4		(TRCCLK)	(TXD0)			
45		P1_3	KI3	TRBO (/TRCIOC)				AN11
46		P1_2	KI2	(TRCIOB)				AN10
47		P1_1	KI1	(TRCIOA/TRCTRG)				AN9
48		P1_0	KI0	(TRCIOD)				AN8
49		P0_7		(TRCIOC)				AN0/DA1
50		P0_6		(TRCIOD)				AN1/DA0
51		P0_5		(TRCIOB)				AN2
52		P0_4		TREO(/TRCIOB)				AN3
53		P0_3		(TRCIOB)	(CLK1)			AN4
54		P0_2		(TRCIOA/TRCTRG)	(RXD1)			AN5
55		P0_1		(TRCIOA/TRCTRG)	(TXD1)			AN6
56		P0_0		(TRCIOA/TRCTRG)				AN7
57		P6_4			(RXD1)			
58		P6_3			(TXD1)			
59		P6_2			(CLK1)			
60		P6_1						
61		P6_0		(TREO)				
62		P5_7		(TRGIOB)				
63		P5_6		(TRAO/TRGIOA)				
64		P3_2	(INT1/ INT2)	(TRAIO/TRGCLKB)				

# Table 1.6 Pin Name Information by Pin Number (2)


Note:

1. Can be assigned to the pin in parentheses by a program.



# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

# 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

#### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

# 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

# 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



Address	Pogiator	Symbol	After Reset
Address	Register	Symbol	
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h	Timer RF Output Control Register	TRFOUT	00h
		U0SR	
0188h	UARTO Pin Select Register		00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			0011
0190h			
		+	
0192h		0000	44444000
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register <sup>(2)</sup>	SSRDR / ICDRR	FFh
0197h		SSRDRH	FFh
	SS Receive Data Register H <sup>(2)</sup>		
0198h	SS Control Register H / IIC bus Control Register 1 <sup>(2)</sup>	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register <sup>(2)</sup>	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register <sup>(2)</sup>	SSMR2 / SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			1
01ADh		1	
01AEh			
01AEh		+	
01B0h			
		+	
01B1h		FOT	400000000
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			<u> </u>
01BAh			1
01BBh		ļ	
01BCh			
01BDh			
01BEh			
01BFh			
Villadofined			

## Table 4.7SFR Information (7) (1)

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.

2. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
		DICDI	
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C901		DICDIU	XXh
2C9111 2C92h			XXh
2C92h			XXh
2C93h			XXh
			XXh
2C95h 2C96h			XXh
2C97h		DTOD44	XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAEn 2CAFh			XXh
20/111	1		7930

Table 4.10SFR Information (10) (1)

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.



# 5. Electrical Characteristics

imum Ratings
i

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C






Figure 5.1 Ports P0 to P6, P8 Timing Measurement Circuit



Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
—	Resolution		_		8	Bit
—	Absolute accuracy		_	_	2.5	LSB
tsu	Setup time		_		3	μS
Ro	Output resistor		—	6		kΩ
IVref	Reference power input current	(Note 2)		—	1.5	mA

 Table 5.4
 D/A Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

#### Table 5.5 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Onit
Vref	IVREF1, IVREF3 input reference voltage		0	—	Vcc - 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	—	Vcc + 0.3	V
—	Offset		—	5	100	mV
td	Comparator output delay time <sup>(2)</sup>	VI = Vref ± 100 mV	—	0.1	—	μS
ICMP	Comparator operating current	Vcc = 5.0 V	_	17.5	_	μΑ

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. When the digital filter is disabled.



Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Тур.	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Onit
—	Program/erase endurance (2)		1,000 (3)	_	_	times
—	Byte program time		—	80	500	μS
—	Block erase time		—	0.3	—	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_		ms
	Interval from erase start/restart until following suspend request		0	_	—	μS
	Time from suspend until erase restart		_	_		μS
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		—	_		μS
—	Program, erase voltage		2.7	_	5.5	V
—	Read voltage		1.8	_	5.5	V
—	Program, erase temperature		0	_	60	°C
	Data hold time (7)	Ambient temperature = 55 °C	20	_		year

#### Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Notes: 1. Vcc = 2.7 to 5.5 V and  $T_{opr}$  = 0 to 60 °C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.




Symbol	Symbol Parameter		Conditions		Standard	Unit	
Symbol			Conditions		Тур.	Max.	
tsucyc	SSCK clock cycle tim	е		4	_	—	tCYC <sup>(2)</sup>
tнı	SSCK clock "H" width			0.4		0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
<b>TRISE</b>	SSCK clock rising Master			—	_	1	tCYC <sup>(2)</sup>
	time	Slave		—	_	1	μs
<b>t</b> FALL	SSCK clock falling	Master		—	_	1	tCYC <sup>(2)</sup>
	time	Slave		_	_	1	μS
ts∪	SSO, SSI data input setup time			100	_	—	ns
tн	SSO, SSI data input	nold time		1	_	—	tCYC <sup>(2)</sup>
<b>t</b> LEAD	SCS setup time	Slave		1tcyc + 50		_	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	—	ns
tod	SSO, SSI data outpu	t delay time		—	_	1	tCYC <sup>(2)</sup>
tsa	SSI slave access time	Э	$2.7~V \leq Vcc \leq 5.5~V$	_	_	1.5tcyc + 100	ns
			$1.8~V \leq Vcc < 2.7~V$	—	_	1.5tcyc + 200	ns
tor	R SSI slave out open time		$2.7~V \leq Vcc \leq 5.5~V$	—	_	1.5tcyc + 100	ns
			$1.8~V \leq Vcc < 2.7~V$	—		1.5tcyc + 200	ns

Timing Requirements of Synchronous Serial Communication Unit (SSU) Table 5.15

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and  $T_{opr} = -20$  to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified. 2. 1tcvc = 1/f1(s)






Communication Mode)



#### Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V, Topr = 25 °C)

#### Table 5.19 External Clock Input (XOUT, XCIN)


Symbol	Parameter	Stan	Unit	
	Falantelei		Max.	Onit
tc(XOUT)	XOUT input cycle time	50	_	ns
twh(xout)	XOUT input "H" width	24	_	ns
twl(xout)	XOUT input "L" width	24	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
twl(xcin)	XCIN input "L" width	7		μS



#### Figure 5.8 External Clock Input Timing Diagram when VCC = 5 V

#### Table 5.20 TRAIO Input

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	100	_	ns
twh(traio)	TRAIO input "H" width	40	_	ns
twl(traio)	TRAIO input "L" width	40	_	ns



#### Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

#### Table 5.21 TRFI Input

Symbol	Parameter	Stan	Unit	
Symbol	Symbol		Max.	Unit
tc(TRFI)	TRFI input cycle time	400 (1)	_	ns
twh(trfi)	TRFI input "H" width	200 (2)	_	ns
twl(trfi)	TRFI input "L" width	200 (2)		ns

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.

2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.

	<	tc(TRFI)	Vcc = 5 V
TRFI input		twl(trfi)	

#### Figure 5.10 TRFI Input Timing Diagram when Vcc = 5 V



# Table 5.32Electrical Characteristics (6) [1.8 V $\leq$ Vcc < 2.7 V]<br/>(Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.)


Symbol	Parameter		Condition		Standard	t	Unit
-				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		2.2		mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8		1.7	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1		1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0		90	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0		80	350	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5		μA
		Stop mode	XIN clock off, $T_{OPT} = 25 \ ^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		2.0	5	μA
			XIN clock off, $T_{opr} = 85 \ ^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		15	_	μΑ



#### Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V, Topr = 25 °C)

#### Table 5.33 External Clock Input (XOUT, XCIN)


Symbol	Parameter	Stan	Unit	
	Falantelei		Max.	Onit
tc(XOUT)	XOUT input cycle time	200	_	ns
twh(xout)	XOUT input "H" width	90	_	ns
twl(xout)	XOUT input "L" width	90	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
twl(xcin)	XCIN input "L" width	7		μS



#### Figure 5.18 External Clock Input Timing Diagram when VCC = 2.2 V

#### Table 5.34 TRAIO Input

Symbol	Parameter	Stan	Unit	
Symbol	Falameter	Min.	Max.	Onit
tc(TRAIO)	TRAIO input cycle time	500	_	ns
twh(traio)	TRAIO input "H" width	200	—	ns
twl(traio)	TRAIO input "L" width	200		ns



#### Figure 5.19 TRAIO Input Timing Diagram when Vcc = 2.2 V

#### Table 5.35 TRFI Input

Symbol	Parameter	Stan	Unit	
Symbol	Symbol			Max.
tc(TRFI)	TRFI input cycle time	2000 (1)	—	ns
twh(trfi)	TRFI input "H" width	1000 (2)	_	ns
twl(trfi)	TRFI input "L" width	1000 (2)	_	ns

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.

2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.

	tc(TRFI)	Vcc = 2.2 V
TRFI input		

Figure 5.20 TRFI Input Timing Diagram when Vcc = 2.2 V



