



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 59 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 2.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 12x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21366cnfa-w4 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.2 Specifications for R8C/36C Group (2)

| Item | Function | Specification | | | | |
|-------------------------------|-------------------------|--|--|--|--|--|
| Timer | Timer RE | 8 bits x 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode | | | | |
| | Timer RF | 16 bits x 1 Input capture mode (input capture circuit), output compare mode (output compare circuit) | | | | |
| | Timer RG | 16 bits x 1 (with 2 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder) | | | | |
| Serial | UART0, UART1 | Clock synchronous serial I/O/UART x 2 channel | | | | |
| Interface | UART2 | Clock synchronous serial I/O, UART, I ² C mode (I ² C bus), multiprocessor communication function | | | | |
| Synchronous Communication | Serial on Unit (SSU) | 1 (shared with I ² C bus) | | | | |
| I ² C bus | | 1 (shared with SSU) | | | | |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) | | | | |
| A/D Converter | | 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode | | | | |
| D/A Converte | r | 8-bit resolution x 2 circuits | | | | |
| Comparator E | 3 | 2 circuits | | | | |
| Flash Memory | | Programming and erasure voltage: VCC = 2.7 to 5.5 V Programming and erasure endurance:10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function (data flash) | | | | |
| Operating Free Voltage | equency/Supply | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V) | | | | |
| Current consumption | | Typ. 7.0 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μA (VCC = 3.0 V, stop mode) | | | | |
| Operating Ambient Temperature | | -20 to 85°C (N version) -40 to 85°C (D version) (1) | | | | |
| Package | | 64-pin LQFP • Package code: PLQP0064KB-A (previous code: 64P6Q-A) • Package code: PLQP0064GA-A (previous code: 64P6U-A) 64-pin TQFP • Package code: PTQP0064LB-A | | | | |

Note:

1. Specify the D version if D version functions are to be used.

1.2 Product List

Tables 1.3 and 1.4 list Product List for R8C/36C Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/36C Group.

Table 1.3 Product List for R8C/36C Group (1)

Current of Nov 2010

| | ROM C | apacity | D 4 1 4 | | | | |
|---------------------|------------|-------------|------------|--------------|-----------|-------------|--|
| Part No. | Program | | RAM | Package Type | Remarks | | |
| | RÖM | Data flash | Capacity | | | | |
| R5F21364CNFP | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0064KB-A | N version | | |
| R5F21365CNFP | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0064KB-A | | | |
| R5F21366CNFP | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0064KB-A | | | |
| R5F21367CNFP | 48 Kbytes | 1 Kbyte × 4 | 4 Kbytes | PLQP0064KB-A | | | |
| R5F21368CNFP | 64 Kbytes | 1 Kbyte × 4 | 6 Kbytes | PLQP0064KB-A | | | |
| R5F2136ACNFP | 96 Kbytes | 1 Kbyte × 4 | 8 Kbytes | PLQP0064KB-A | | | |
| R5F2136CCNFP | 128 Kbytes | 1 Kbyte × 4 | 10 Kbytes | PLQP0064KB-A | | | |
| R5F21364CNFA | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0064GA-A | | | |
| R5F21365CNFA | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0064GA-A | | | |
| R5F21366CNFA | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0064GA-A | | | |
| R5F21367CNFA | 48 Kbytes | 1 Kbyte × 4 | 4 Kbytes | PLQP0064GA-A | | | |
| R5F21368CNFA | 64 Kbytes | 1 Kbyte × 4 | 6 Kbytes | PLQP0064GA-A | | | |
| R5F2136ACNFA | 96 Kbytes | 1 Kbyte × 4 | 8 Kbytes | PLQP0064GA-A | | | |
| R5F2136CCNFA | 128 Kbytes | 1 Kbyte × 4 | 10 Kbytes | PLQP0064GA-A | | | |
| R5F21364CNFB (D) | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PTQP0064LB-A | | | |
| R5F21365CNFB (D) | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PTQP0064LB-A | | | |
| R5F21366CNFB (D) | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PTQP0064LB-A | | | |
| R5F21367CNFB (D) | 48 Kbytes | 1 Kbyte × 4 | 4 Kbytes | PTQP0064LB-A | | | |
| R5F21368CNFB (D) | 64 Kbytes | 1 Kbyte × 4 | 6 Kbytes | PTQP0064LB-A | | | |
| R5F2136ACNFB (D) | 96 Kbytes | 1 Kbyte × 4 | 8 Kbytes | PTQP0064LB-A | | | |
| R5F2136CCNFB (D) | 128 Kbytes | 1 Kbyte × 4 | 10 Kbytes | PTQP0064LB-A | | | |
| R5F21364CNXXXFP | 16 Kbytes | 1 Kbyte x 4 | 1.5 Kbytes | PLQP0064KB-A | N version | Factory | |
| R5F21365CNXXXFP | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0064KB-A | | programming | |
| R5F21366CNXXXFP | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0064KB-A | | product (1) | |
| R5F21367CNXXXFP | 48 Kbytes | 1 Kbyte × 4 | 4 Kbytes | PLQP0064KB-A | | | |
| R5F21368CNXXXFP | 64 Kbytes | 1 Kbyte × 4 | 6 Kbytes | PLQP0064KB-A | | | |
| R5F2136ACNXXXFP | 96 Kbytes | 1 Kbyte × 4 | 8 Kbytes | PLQP0064KB-A | | | |
| R5F2136CCNXXXFP | 128 Kbytes | 1 Kbyte x 4 | 10 Kbytes | PLQP0064KB-A | | | |
| R5F21364CNXXXFA | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0064GA-A | | | |
| R5F21365CNXXXFA | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0064GA-A | | | |
| R5F21366CNXXXFA | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0064GA-A | | | |
| R5F21367CNXXXFA | 48 Kbytes | 1 Kbyte × 4 | 4 Kbytes | PLQP0064GA-A | | | |
| R5F21368CNXXXFA | 64 Kbytes | 1 Kbyte × 4 | 6 Kbytes | PLQP0064GA-A | | | |
| R5F2136ACNXXXFA | 96 Kbytes | 1 Kbyte × 4 | 8 Kbytes | PLQP0064GA-A | | | |
| R5F2136CCNXXXFA | 128 Kbytes | 1 Kbyte x 4 | 10 Kbytes | PLQP0064GA-A | | | |
| R5F21364CNXXXFB (D) | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PTQP0064LB-A | | | |
| R5F21365CNXXXFB (D) | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PTQP0064LB-A | | | |
| R5F21366CNXXXFB (D) | 32 Kbytes | | | PTQP0064LB-A | | | |
| R5F21367CNXXXFB (D) | 48 Kbytes | 1 Kbyte × 4 | 4 Kbytes | PTQP0064LB-A | | | |
| R5F21368CNXXXFB (D) | 64 Kbytes | 1 Kbyte x 4 | | PTQP0064LB-A | | | |
| R5F2136ACNXXXFB (D) | 96 Kbytes | 1 Kbyte x 4 | 8 Kbytes | PTQP0064LB-A | | | |
| R5F2136CCNXXXFB (D) | 128 Kbytes | 1 Kbyte × 4 | 10 Kbytes | PTQP0064LB-A | | | |

(D): Under development

^{1.} The user ROM is programmed before shipment.

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

Table 1.8 Pin Functions (2)

| Item | Pin Name | I/O Type | Description |
|-------------------------|--|----------|---|
| SSU | SSI | I/O | Data I/O pin. |
| | SCS | I/O | Chip-select signal I/O pin. |
| | SSCK | I/O | Clock I/O pin. |
| | SSO | I/O | Data I/O pin. |
| I ² C bus | SCL | I/O | Clock I/O pin |
| | SDA | I/O | Data I/O pin |
| Reference voltage input | VREF | I | Reference voltage input pin to A/D converter. |
| A/D converter | AN0 to AN11 | I | Analog input pins to A/D converter. |
| | ADTRG | I | AD external trigger input pin. |
| D/A converter | DA0, DA1 | 0 | D/A converter output pins. |
| Comparator B | IVCMP1, IVCMP3 | I | Comparator B analog voltage input pins. |
| | IVREF1, IVREF3 | I | Comparator B reference voltage input pins. |
| I/O port | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6_0 to P6_7, P8_0 to P8_6 | 1/0 | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. |
| Input port | P4_2 | I | Input-only port. |

I: Input

O: Output

I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





Figure 2.1 CPU Registers

R8C/36C Group 3. Memory



- 1. The data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The SFR areas for the DTC and other modules are allocated to addresses 02C00h to 02FFFh.
- 3. The blank areas are reserved and cannot be accessed by users.

| Part Number | | Internal ROM | l | Internal RAM | | |
|--|------------|----------------|----------------|--------------|----------------|--|
| Fait Number | Size | Address 0YYYYh | Address ZZZZZh | Size | Address 0XXXXh | |
| R5F21364CNFP, R5F21364CDFP, R5F21364CNFA, R5F21364CDFA, R5F21364CDFB, R5F21364CNXXXFP, R5F21364CDXXXFP, R5F21364CDXXXFA, R5F21364CDXXXFA, R5F21364CNXXXFB, R5F21364CNXXXFB | 16 Kbytes | 0C000h | ı | 1.5 Kbytes | 009FFh | |
| R5F21365CNFP, R5F21365CDFP, R5F21365CNFA, R5F21365CDFA, R5F21365CNFB, R5F21365CDFB, R5F21365CNXXXFP, R5F21365CDXXXFP, R5F21365CNXXXFA, R5F21365CDXXXFA, R5F21365CNXXXFB, R5F21365CDXXXFB | 24 Kbytes | 0A000h | ı | 2 Kbytes | 00BFFh | |
| R5F21366CNFP, R5F21366CDFP, R5F21366CNFA, R5F21366CDFA, R5F21366CNFB, R5F21366CDFB, R5F21366CNXXXFP, R5F21366CDXXXFP, R5F21366CNXXXFA, R5F21366CDXXXFA, R5F21366CNXXXFB, R5F21366CDXXXFB | 32 Kbytes | 08000h | _ | 2.5 Kbytes | 00DFFh | |
| R5F21367CNFP, R5F21367CDFP, R5F21367CNFA, R5F21367CDFA, R5F21367CNFB, RSF21367CDFB, R5F21367CNXXXFP, R5F21367CDXXXFP, R5F21367CDXXXFA, R5F21367CDXXXFA, R5F21367CDXXXFB, R5F21367CDXXXFB | 48 Kbytes | 04000h | - | 4 Kbytes | 013FFh | |
| R5F21368CNFP, R5F21368CDFP, R5F21368CNFA, R5F21368CDFA, R5F21368CNFB, R5F21368CDFB, R5F21368CNXXXFP, R5F21368CDXXXFP, R5F21368CNXXXFA, R5F21368CDXXXFA, R5F21368CNXXXFB, R5F21368CDXXXFB | 64 Kbytes | 04000h | 13FFFh | 6 Kbytes | 01BFFh | |
| R5F2136ACNFP, R5F2136ACDFP, R5F2136ACNFA, R5F2136ACDFA, R5F2136ACNFB, R5F2136ACDFB, R5F2136ACNXXXFP, R5F2136ACDXXXFP, R5F2136ACNXXXFA, R5F2136ACDXXXFA, R5F2136ACNXXXFB, R5F2136ACDXXXFB | 96 Kbytes | 04000h | 1BFFFh | 8 Kbytes | 023FFh | |
| R5F2136CCNFP, R5F2136CCDFP, R5F2136CCNFA, R5F2136CCDFA, R5F2136CCDFB, R5F2136CCDFB, R5F2136CCDXXXFP, R5F2136CCDXXXFP, R5F2136CCDXXXFA, R5F2136CCDXXXFA, R5F2136CCDXXXFB, R5F2136CCDXXXFB | 128 Kbytes | 04000h | 23FFFh | 10 Kbytes | 02BFFh | |

Figure 3.1 Memory Map of R8C/36C Group

SFR Information (4) (1) Table 4.4

| Address | Register | Symbol | After Reset |
|----------------|----------------------------|---------|-------------|
| | A/D Register 0 | AD0 | XXh |
| 00C1h | | | 000000XXb |
| 00C2h | A/D Register 1 | AD1 | XXh |
| 00C3h | | | 000000XXb |
| 00C4h | A/D Register 2 | AD2 | XXh |
| 00C5h | ū | | 000000XXb |
| | A/D Register 3 | AD3 | XXh |
| 00C7h | 7 12 1 (og)(sto) 0 | 1.20 | 000000XXb |
| | A/D Register 4 | AD4 | XXh |
| 00C9h | 77D Register 4 | 7.54 | 000000XXb |
| | A/D Register 5 | AD5 | XXh |
| 00CBh | A/D (register 5 | AD3 | 000000XXb |
| | A/D Register 6 | AD6 | XXh |
| 00CDh | A/D Register 0 | ADO | 000000XXb |
| | A/D Register 7 | AD7 | XXh |
| | A/D Register / | AD7 | |
| 00CFh | | | 000000XXb |
| 00D0h | | | |
| 00D1h | | | |
| 00D2h | | | |
| 00D3h | | | |
| | A/D Mode Register | ADMOD | 00h |
| | A/D Input Select Register | ADINSEL | 11000000b |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h | D/A0 Register | DA0 | 00h |
| | D/A1 Register | DA1 | 00h |
| 00DAh | | | |
| 00DBh | | | |
| | D/A Control Register | DACON | 00h |
| 00DDh | Ü | | |
| 00DEh | | | |
| 00DFh | | | |
| | Port P0 Register | P0 | XXh |
| | Port P1 Register | P1 | XXh |
| 00E2h | Port P0 Direction Register | PD0 | 00h |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| | Port P2 Register | P2 | XXh |
| | Port P3 Register | P3 | XXh |
| 00E6h | Port P2 Direction Register | PD2 | 00h |
| | Port P3 Direction Register | PD3 | 00h |
| | | P4 | |
| | Port P4 Register | | XXh |
| | Port P5 Register | P5 | XXh |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| | Port P5 Direction Register | PD5 | 00h |
| | Port P6 Register | P6 | XXh |
| 00EDh | | | |
| 00EEh | Port P6 Direction Register | PD6 | 00h |
| 00EFh | | | |
| | Port P8 Register | P8 | XXh |
| 00F1h | | | |
| 00F2h | Port P8 Direction Register | PD8 | 00h |
| 00F3h | | | |
| 00F4h | | | |
| 00F5h | | | |
| 00F6h | | | |
| 00F7h | | | |
| 00F8h | | | |
| 00F9h | | | |
| 00FAh | | | 1 |
| 00FBh | | | 1 |
| 00FCh | | | |
| 00FDh | | | |
| | | | |
| 00FEh 00FFh | | | |
| | | | 1 |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12) (1)

| Address | Register | Symbol | After Reset |
|---------|---------------------|--------|-------------|
| 2CF0h | DTC Control Data 22 | DTCD22 | XXh |
| 2CF1h | | | XXh |
| 2CF2h | | | XXh |
| 2CF3h | | | XXh |
| 2CF4h | | | XXh |
| 2CF5h | | | XXh |
| 2CF6h | | | XXh |
| 2CF7h | | | XXh |
| 2CF8h | DTC Control Data 23 | DTCD23 | XXh |
| 2CF9h | | | XXh |
| 2CFAh | | | XXh |
| 2CFBh | | | XXh |
| 2CFCh | | | XXh |
| 2CFDh | | | XXh |
| 2CFEh | | | XXh |
| 2CFFh | | | XXh |
| 2D00h | | | |
| : | | | |
| 2FFFh | | | |

X: Undefined

Note:

Table 4.13 ID Code Areas and Option Function Select Area

| Address | Area Name | Symbol | After Reset |
|---------|-----------------------------------|--------|-------------|
| : | | | |
| FFDBh | Option Function Select Register 2 | OFS2 | (Note 1) |
| : | | | |
| FFDFh | ID1 | | (Note 2) |
| : | | | |
| FFE3h | ID2 | | (Note 2) |
| : | | | |
| FFEBh | ID3 | | (Note 2) |
| : | | | |
| FFEFh | ID4 | | (Note 2) |
| : | | | |
| FFF3h | ID5 | | (Note 2) |
| : | | | |
| FFF7h | ID6 | | (Note 2) |
| : | | | |
| FFFBh | ID7 | | (Note 2) |
| : | | | |
| FFFFh | Option Function Select Register | OFS | (Note 1) |

- 1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

 Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
 - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

^{1.} The blank areas are reserved and cannot be accessed by users.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
|----------|-------------------------------|--|---|------|
| Vcc/AVcc | Supply voltage | | -0.3 to 6.5 | V |
| Vı | Input voltage | | -0.3 to Vcc + 0.3 | V |
| Vo | Output voltage | | -0.3 to Vcc + 0.3 | V |
| Pd | Power dissipation | $-40^{\circ}C \le T_{opr} \le 85^{\circ}C$ | 500 | mW |
| Topr | Operating ambient temperature | | -20 to 85 (N version)/ -40 to 85 (D version) | °C |
| Tstg | Storage temperature | | -65 to 150 | °C |




Figure 5.1 Ports P0 to P6, P8 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

| Symbol | Dorometer | Parameter | | ditions | | Standard | l | Unit |
|--------|---------------------------|--|---|---|------|----------|------|-------|
| Symbol | Farameter | | Cono | IIIIONS | Min. | Тур. | Max. | Offic |
| _ | Resolution | | Vref = AVCC | | _ | _ | 10 | Bit |
| _ | Absolute accuracy | 10-bit mode | Vref = AVCC = 5.0 V | AN0 to AN7 input, AN8 to AN11 input | | _ | ±3 | LSB |
| | | | Vref = AVCC = 3.3 V | AN0 to AN7 input, AN8 to AN11 input | l | _ | ±5 | LSB |
| | | | Vref = AVCC = 3.0 V | AN0 to AN7 input, AN8 to AN11 input | | _ | ±5 | LSB |
| | | | Vref = AVCC = 2.2 V | AN0 to AN7 input, AN8 to AN11 input | | _ | ±5 | LSB |
| | | 8-bit mode | Vref = AVCC = 5.0 V | AN0 to AN7 input, AN8 to AN11 input | | _ | ±2 | LSB |
| | | | Vref = AVCC = 3.3 V | AN0 to AN7 input, AN8 to AN11 input | | _ | ±2 | LSB |
| | | | Vref = AVCC = 3.0 V | AN0 to AN7 input, AN8 to AN11 input | 1 | _ | ±2 | LSB |
| | | | Vref = AVCC = 2.2 V | AN0 to AN7 input, AN8 to AN11 input | | _ | ±2 | LSB |
| φAD | A/D conversion clock | conversion clock | | $4.0 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}$ (2) | | _ | 20 | MHz |
| | | | 3.2 V ≤ Vref = AVCC ≤ 5.5 V (2) | | 2 | _ | 16 | MHz |
| | | | 2.7 V ≤ Vref = AVCC ≤ 5.5 V (2) | | 2 | _ | 10 | MHz |
| | | | $2.2 \text{ V} \le \text{Vref} = \text{AVCC} \le 5.5 \text{ V}^{(2)}$ | | 2 | _ | 5 | MHz |
| _ | Tolerance level impedance | е | | | | 3 | _ | kΩ |
| tconv | Conversion time | 10-bit mode | Vref = AVCC = 5.0 V, | φAD = 20 MHz | 2.2 | _ | _ | μS |
| | | 8-bit mode | Vref = AVCC = 5.0 V, | φAD = 20 MHz | 2.2 | _ | _ | μS |
| tsamp | Sampling time | | φAD = 20 MHz | | 8.0 | _ | _ | μS |
| lVref | Vref current | $Vcc = 5.0 \text{ V}, XIN = f1 = \phi AD = 20 \text{ MHz}$ | | _ | 45 | _ | μА | |
| Vref | Reference voltage | | | | 2.2 | _ | AVcc | V |
| VIA | Analog input voltage (3) | | | | 0 | _ | Vref | V |
| OCVREF | On-chip reference voltage | | $2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MHz}$ | Hz | 1.19 | 1.34 | 1.49 | V |

^{1.} $Vcc/AVcc = V_{ref} = 2.2$ to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

^{2.} The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

^{3.} When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Timing Requirements of Synchronous Serial Communication Unit (SSU) **Table 5.15**

| Symbol | Parameter | | Conditions | | l loit | | | |
|--------|--------------------------------|------------|---------------------|------------|--------|---------------|----------|--|
| Symbol | Parameter | | Conditions | Min. | Тур. | Max. | Unit | |
| tsucyc | SSCK clock cycle time |) | | 4 | _ | _ | tcyc (2) | |
| tHI | SSCK clock "H" width | | | 0.4 | _ | 0.6 | tsucyc | |
| tLO | SSCK clock "L" width | | | 0.4 | _ | 0.6 | tsucyc | |
| trise | SSCK clock rising | Master | | _ | _ | 1 | tcyc (2) | |
| | time | Slave | | _ | _ | 1 | μS | |
| tfall | SSCK clock falling | Master | | _ | _ | 1 | tcyc (2) | |
| | time | Slave | | _ | _ | 1 | μS | |
| tsu | SSO, SSI data input setup time | | | 100 | _ | _ | ns | |
| tн | SSO, SSI data input h | old time | | 1 | _ | _ | tcyc (2) | |
| tLEAD | SCS setup time | Slave | | 1tcyc + 50 | _ | _ | ns | |
| tlag | SCS hold time | Slave | | 1tcyc + 50 | _ | _ | ns | |
| top | SSO, SSI data output | delay time | | _ | _ | 1 | tcyc (2) | |
| tsa | SSI slave access time | | 2.7 V ≤ Vcc ≤ 5.5 V | _ | _ | 1.5tcyc + 100 | ns | |
| | | | 1.8 V ≤ Vcc < 2.7 V | _ | _ | 1.5tcyc + 200 | ns | |
| tor | SSI slave out open tim | ne | 2.7 V ≤ Vcc ≤ 5.5 V | <u> </u> | | 1.5tcyc + 100 | ns | |
| | | | 1.8 V ≤ Vcc < 2.7 V | _ | _ | 1.5tcyc + 200 | ns | |

^{1.} Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)

Table 5.16 Timing Requirements of I²C bus Interface

| Symbol | Parameter | Condition | 9 | Unit | | |
|--------|---|-----------|------------------|------|-----------|-------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Offic |
| tscl | SCL input cycle time | | 12tcyc + 600 (2) | _ | _ | ns |
| tsclh | SCL input "H" width | | 3tcyc + 300 (2) | _ | _ | ns |
| tscll | SCL input "L" width | | 5tcyc + 500 (2) | _ | _ | ns |
| tsf | SCL, SDA input fall time | | _ | _ | 300 | ns |
| tsp | SCL, SDA input spike pulse rejection time | | _ | _ | 1tcyc (2) | ns |
| tBUF | SDA input bus-free time | | 5tcyc (2) | _ | _ | ns |
| tstah | Start condition input hold time | | 3tcyc (2) | _ | _ | ns |
| tstas | Retransmit start condition input setup time | | 3tcyc (2) | _ | _ | ns |
| tstop | Stop condition input setup time | | 3tcyc (2) | _ | _ | ns |
| tsdas | Data input setup time | | 1tcyc + 40 (2) | _ | _ | ns |
| tsdah | Data input hold time | | 10 | _ | _ | ns |

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.18 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.)

| Const. : | Darameter | Development of the control of the co | | | | Standard | | |
|----------|--|--|---|------|------|----------|------|--|
| Symbol | Parameter | | Condition | Min. | Тур. | Max. | Unit | |
| CC | Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, | High-speed clock mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 6.5 | | mA | |
| | output pins are open, other pins are Vss | her pins are Vss High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 5.3 | 12.5 | mA | | |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 3.6 | _ | mA | |
| | | | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 3.0 | _ | mA | |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 2.2 | _ | mA | |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.5 | _ | mA | |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 7.0 | 15 | mA | |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 3.0 | _ | mA | |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1 | _ | 1 | _ | mA | |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | _ | 90 | 400 | μА | |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 | _ | 85 | 400 | μА | |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM | _ | 47 | _ | μА | |
| | | | Flash memory off, FMSTP = 1, VCA20 = 0 | | | | | |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 15 | 100 | μА | |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 4 | 90 | μА | |
| | | | VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 3.5 | _ | μА | |
| | | Stop mode | XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off | _ | 2.0 | 5.0 | μА | |
| | | | VCÁ27 = VCA26 = VCA25 = 0 | | | | | |
| | | | XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off | _ | 15 | _ | μА | |

Table 5.24 Electrical Characteristics (3) [2.7 V \leq Vcc < 4.2 V]

| Symbol | Parameter | | Condition | | Standard | | | Unit |
|---------|---------------------|--|-----------------------------|---------------|-----------|------|------|-------|
| Symbol | | | | | Min. | Тур. | Max. | Offic |
| Vон | Output "H" voltage | Other than XOUT | Drive capacity High | Iон = −5 mA | Vcc - 0.5 | _ | Vcc | V |
| | | | Drive capacity Low | Iон = −1 mA | Vcc - 0.5 | | Vcc | V |
| | | XOUT | | Ioн = -200 μA | 1.0 | | Vcc | V |
| Vol | Output "L" voltage | Other than XOUT | Drive capacity High | IoL = 5 mA | _ | | 0.5 | V |
| | | | Drive capacity Low | IoL = 1 mA | _ | _ | 0.5 | V |
| | | XOUT | | IoL = 200 μA | _ | _ | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIODI, TRDIOCI, TRDIODI, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXDO, RXD1, RXD2, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO | Vcc = 3.0 V | | 0.1 | 0.4 | _ | V |
| | | RESET | Vcc = 3.0 V | | 0.1 | 0.5 | _ | V |
| Іін | Input "H" current | | $V_1 = 3 V, V_{CC} = 3.0 V$ | | _ | _ | 4.0 | μА |
| lıL | Input "L" current | | $V_1 = 0 V, V_{CC} = 3.0 V$ | | _ | | -4.0 | μΑ |
| RPULLUP | Pull-up resistance | | $V_1 = 0 V, V_{CC} = 3.0 V$ | / | 42 | 84 | 168 | kΩ |
| RfXIN | Feedback resistance | XIN | | | _ | 0.3 | _ | ΜΩ |
| RfXCIN | Feedback resistance | XCIN | | | _ | 8 | _ | МΩ |
| VRAM | RAM hold voltage | | During stop mode | | 1.8 | | _ | V |

^{1. 2.7} V ≤ Vcc < 4.2 V, Topr = −20 to 85 °C (N version)/−40 to 85 °C (D version), and f(XIN) = 10 MHz, unless otherwise specified.

| Table 5.29 | Serial | Interface |
|-------------------|--------|-----------|
| | | |

| Symbol | Parameter | Stan | Unit | |
|----------|------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| tc(CK) | CLKi input cycle time | 300 | _ | ns |
| tw(ckh) | CLKi input "H" width | 150 | _ | ns |
| tW(CKL) | CLKi Input "L" width | 150 | _ | ns |
| td(C-Q) | TXDi output delay time | _ | 80 | ns |
| th(C-Q) | TXDi hold time | 0 | _ | ns |
| tsu(D-C) | RXDi input setup time | 70 | _ | ns |
| th(C-D) | RXDi input hold time | 90 | _ | ns |

i = 0 to 2




Figure 5.16 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.30 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

| Symbol | Parameter | | Standard | | |
|---------|---|---------|----------|------|--|
| | Falametei | Min. | Max. | Unit | |
| tw(INH) | INTi input "H" width, Kli input "H" width | 380 (1) | _ | ns | |
| tw(INL) | ĪNTi input "L" width, Kli input "L" width | | _ | ns | |

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.17 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V, Topr = 25 °C)

Table 5.33 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Stan | Unit | |
|-----------|-----------------------|------|------|-------|
| | | Min. | Max. | Offic |
| tc(XOUT) | XOUT input cycle time | 200 | _ | ns |
| twh(xout) | XOUT input "H" width | 90 | _ | ns |
| twl(xout) | XOUT input "L" width | 90 | _ | ns |
| tc(XCIN) | XCIN input cycle time | 14 | _ | μS |
| twh(xcin) | XCIN input "H" width | 7 | _ | μS |
| tWL(XCIN) | XCIN input "L" width | 7 | _ | μS |




Figure 5.18 External Clock Input Timing Diagram when VCC = 2.2 V

Table 5.34 TRAIO Input

| Symbol | Parameter | Stan | Unit | |
|------------|------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| tc(TRAIO) | TRAIO input cycle time | 500 | _ | ns |
| twh(traio) | TRAIO input "H" width | 200 | _ | ns |
| tWL(TRAIO) | TRAIO input "L" width | 200 | _ | ns |




Figure 5.19 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.35 TRFI Input

| Symbol | Parameter | Stan | Unit | |
|-----------|-----------------------|----------|------|-------|
| Syllibol | | Min. | Max. | Offic |
| tc(TRFI) | TRFI input cycle time | 2000 (1) | _ | ns |
| twh(TRFI) | TRFI input "H" width | 1000 (2) | _ | ns |
| tWL(TRFI) | TRFI input "L" width | 1000 (2) | _ | ns |

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.





Figure 5.20 TRFI Input Timing Diagram when Vcc = 2.2 V

R8C/36C Group Package Dimensions



General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141