



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21367cnfa-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/36C Group.

Table 1.1 Specifications for R8C/36C Group (1)

Item	Function	Specification			
CPU	Central processing unit	R8C CPU core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) • Multiplier: 16 bits × 16 bits → 32 bits • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte)			
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/36C Group			
Power Supply Voltage Detection	Voltage detection circuit	 Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) 			
I/O Ports	Programmable I/O ports	 Input-only: 1 pin CMOS I/O ports: 59, selectable pull-up resistor High current drive ports: 59 			
Clock	Clock generation circuits	4 circuits: XIN clock oscillation circuit,			
Interrupts		 Interrupt Vectors: 69 External: 9 sources (INT x 5, key input x 4) Priority levels: 7 levels 			
Watchdog Time	er	14 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable			
DTC (Data Tra	nsfer Controller)	 1 channel Activation sources: 39 Transfer modes: 2 (normal mode, repeat mode) 			
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode			
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode			
	Timer RC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)			
	Timer RD	16 bits x 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)			

Table 1.2 Specifications for R8C/36C Group (2)

Item	Function	Specification				
Timer	Timer RE	8 bits x 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode				
	Timer RF	16 bits x 1 Input capture mode (input capture circuit), output compare mode (output compare circuit)				
	Timer RG	16 bits x 1 (with 2 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder)				
Serial	UART0, UART1	Clock synchronous serial I/O/UART x 2 channel				
Interface	UART2	Clock synchronous serial I/O, UART, I ² C mode (I ² C bus), multiprocessor communication function				
Synchronous Communicati	Serial on Unit (SSU)	1 (shared with I ² C bus)				
I ² C bus		1 (shared with SSU)				
LIN Module		Hardware LIN: 1 (timer RA, UART0)				
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode				
D/A Converte	er	8-bit resolution x 2 circuits				
Comparator E	3	2 circuits				
Flash Memor	у	 Programming and erasure voltage: VCC = 2.7 to 5.5 V Programming and erasure endurance:10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function (data flash) 				
Operating Free Voltage	equency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)				
Current consumption		Typ. 7.0 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μA (VCC = 3.0 V, stop mode)				
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) (1)				
Package		64-pin LQFP • Package code: PLQP0064KB-A (previous code: 64P6Q-A) • Package code: PLQP0064GA-A (previous code: 64P6U-A) 64-pin TQFP • Package code: PTQP0064LB-A				

Note:

1. Specify the D version if D version functions are to be used.

1.2 Product List

Tables 1.3 and 1.4 list Product List for R8C/36C Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/36C Group.

Table 1.3 Product List for R8C/36C Group (1)

Current of Nov 2010

	ROM C	apacity	D 4 1 4			
Part No.	Program		RAM	Package Type	Rer	marks
	RÖM	Data flash	Capacity			
R5F21364CNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0064KB-A	N version	
R5F21365CNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064KB-A		
R5F21366CNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0064KB-A		
R5F21367CNFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064KB-A		
R5F21368CNFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A		
R5F2136ACNFP	96 Kbytes	1 Kbyte x 4	8 Kbytes	PLQP0064KB-A		
R5F2136CCNFP	128 Kbytes	1 Kbyte x 4	10 Kbytes	PLQP0064KB-A		
R5F21364CNFA	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0064GA-A		
R5F21365CNFA	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064GA-A		
R5F21366CNFA	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0064GA-A		
R5F21367CNFA	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064GA-A		
R5F21368CNFA	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A		
R5F2136ACNFA	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A		
R5F2136CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A		
R5F21364CNFB (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PTQP0064LB-A		
R5F21365CNFB (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PTQP0064LB-A		
R5F21366CNFB (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PTQP0064LB-A		
R5F21367CNFB (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PTQP0064LB-A		
R5F21368CNFB (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PTQP0064LB-A		
R5F2136ACNFB (D)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PTQP0064LB-A		
R5F2136CCNFB (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PTQP0064LB-A		
R5F21364CNXXXFP	16 Kbytes	1 Kbyte x 4	1.5 Kbytes	PLQP0064KB-A	N version	Factory
R5F21365CNXXXFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064KB-A		programming
R5F21366CNXXXFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0064KB-A		product (1)
R5F21367CNXXXFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064KB-A		
R5F21368CNXXXFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A		
R5F2136ACNXXXFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A		
R5F2136CCNXXXFP	128 Kbytes	1 Kbyte x 4	10 Kbytes	PLQP0064KB-A		
R5F21364CNXXXFA	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0064GA-A		
R5F21365CNXXXFA	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064GA-A		
R5F21366CNXXXFA	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0064GA-A		
R5F21367CNXXXFA	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064GA-A		
R5F21368CNXXXFA	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A		
R5F2136ACNXXXFA	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A		
R5F2136CCNXXXFA	128 Kbytes	1 Kbyte x 4	10 Kbytes	PLQP0064GA-A		
R5F21364CNXXXFB (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PTQP0064LB-A		
R5F21365CNXXXFB (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PTQP0064LB-A		
R5F21366CNXXXFB (D)	32 Kbytes			PTQP0064LB-A		
R5F21367CNXXXFB (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PTQP0064LB-A		
R5F21368CNXXXFB (D)	64 Kbytes	1 Kbyte x 4		PTQP0064LB-A		
R5F2136ACNXXXFB (D)	96 Kbytes	1 Kbyte x 4	8 Kbytes	PTQP0064LB-A		
R5F2136CCNXXXFB (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PTQP0064LB-A		

(D): Under development

^{1.} The user ROM is programmed before shipment.

Table 1.4 Product List for R8C/36C Group (2)

Current of Nov 2010

	ROM C	apacity	DAM			
Part No.	Program	Data flash	RAM Capacity	Package Type	Rer	marks
R5F21364CDFP	ROM 16 Kbytes	1 Khyto v 1	1.5 Khytos	PLQP0064KB-A	Dyorgion	
R5F21365CDFP	_	1 Kbyte x 4		PLQP0064KB-A	D VEISIOII	
R5F21366CDFP	32 Kbytes	-		PLQP0064KB-A		
		1 Kbyte x 4		PLQP0064KB-A		
R5F21367CDFP R5F21368CDFP	48 Kbytes 64 Kbytes	1 Kbyte x 4		PLQP0064KB-A		
R5F2136ACDFP	96 Kbytes	1 Kbyte x 4		PLQP0064KB-A		
R5F2136CCDFP	•	1 Kbyte x 4		PLQP0064KB-A		
R5F21364CDFA	16 Kbytes			PLQP0064GA-A		
R5F21365CDFA	_	1 Kbyte x 4		PLQP0064GA-A		
	24 Kbytes	-		PLQP0064GA-A		
R5F21366CDFA	32 Kbytes	•	•			
R5F21367CDFA	48 Kbytes	1 Kbyte × 4		PLQP0064GA-A		
R5F21368CDFA	64 Kbytes	1 Kbyte × 4		PLQP0064GA-A		
R5F2136ACDFA	96 Kbytes	1 Kbyte × 4	_	PLQP0064GA-A		
R5F2136CCDFA		1 Kbyte × 4	,	PLQP0064GA-A		
R5F21364CDFB (D)	16 Kbytes	1 Kbyte × 4	•	PTQP0064LB-A		
R5F21365CDFB (D)	24 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21366CDFB (D)	32 Kbytes	1 Kbyte × 4	,	PTQP0064LB-A		
R5F21367CDFB (D)	48 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21368CDFB (D)		1 Kbyte × 4		PTQP0064LB-A		
R5F2136ACDFB (D)	96 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F2136CCDFB (D)		1 Kbyte × 4	-	PTQP0064LB-A		
R5F21364CDXXXFP	16 Kbytes	•	•	PLQP0064KB-A	N version	Factory
R5F21365CDXXXFP	24 Kbytes	1 Kbyte × 4		PLQP0064KB-A		programming
R5F21366CDXXXFP	32 Kbytes	-		PLQP0064KB-A		product
R5F21367CDXXXFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064KB-A		
R5F21368CDXXXFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A		
R5F2136ACDXXXFP	96 Kbytes	1 Kbyte × 4		PLQP0064KB-A		
R5F2136CCDXXXFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A		
R5F21364CDXXXFA	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0064GA-A		
R5F21365CDXXXFA	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064GA-A		
R5F21366CDXXXFA	32 Kbytes	1 Kbyte x 4	2.5 Kbytes	PLQP0064GA-A		
R5F21367CDXXXFA	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064GA-A		
R5F21368CDXXXFA	64 Kbytes	1 Kbyte x 4	6 Kbytes	PLQP0064GA-A		
R5F2136ACDXXXFA	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A		
R5F2136CCDXXXFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A		
R5F21364CDXXXFB (D)	16 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21365CDXXXFB (D)	24 Kbytes	1 Kbyte × 4	-	PTQP0064LB-A		
R5F21366CDXXXFB (D)	32 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21367CDXXXFB (D)	48 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21368CDXXXFB (D)	64 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F2136ACDXXXFB (D)	96 Kbytes	1 Kbyte × 4	,	PTQP0064LB-A		
R5F2136CCDXXXFB (D)	128 Kbytes	•	•	PTQP0064LB-A		

(D): Under development

Note:

1. The user ROM is programmed before shipment.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.


2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

R8C/36C Group 3. Memory



- 1. The data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The SFR areas for the DTC and other modules are allocated to addresses 02C00h to 02FFFh.
- 3. The blank areas are reserved and cannot be accessed by users.

Part Number	Internal ROM			Internal RAM		
Fait Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh	
R5F21364CNFP, R5F21364CDFP, R5F21364CNFA, R5F21364CDFA, R5F21364CNFB, RSF21364CDFB, R5F21364CNXXXFP, R5F21364CDXXXFP, R5F21364CNXXXFA, R5F21364CDXXXFA, R5F21364CNXXXFB, R5F21364CDXXXFB,	16 Kbytes	0C000h	-	1.5 Kbytes	009FFh	
R5F21365CNFP, R5F21365CDFP, R5F21365CNFA, R5F21365CDFA, R5F21365CNFB, R6F21365CDFB, R5F21365CNXXXFP, R5F21365CDXXXFP, R5F21365CNXXXFA, R5F21365CDXXXFA, R5F21365CNXXXFA, R5F21365CDXXXFB,	24 Kbytes	0A000h	-	2 Kbytes	00BFFh	
R5F21366CNFP, R5F21366CDFP, R5F21366CNFA, R5F21366CDFA, R5F21366CNFB, R5F21366CDFB, R5F21366CNXXXFP, R5F21366CDXXXFP, R5F21366CNXXXFA, R5F21366CDXXXFA, R5F21366CNXXXFB, R5F21366CDXXXFB	32 Kbytes	08000h	-	2.5 Kbytes	00DFFh	
R5F21367CNFP, R5F21367CDFP, R5F21367CNFA, R5F21367CDFA, R5F21367CNFB, RSF21367CDFB, R5F21367CNXXXFP, R5F21367CDXXXFP, R5F21367CNXXXFA, R5F21367CDXXXFA, R5F21367CNXXXFB, R5F21367CDXXXFB	48 Kbytes	04000h	-	4 Kbytes	013FFh	
R5F21368CNFP, R5F21368CDFP, R5F21368CNFA, R5F21368CDFA, R5F21368CNFB, RSF21368CDFB, R5F21368CNXXXFP, R5F21368CDXXXFP, R5F21368CNXXXFA, R5F21368CDXXXFA, R5F21368CNXXXFB, R5F21368CDXXXFB,	64 Kbytes	04000h	13FFFh	6 Kbytes	01BFFh	
R5F2136ACNFP, R5F2136ACDFP, R5F2136ACNFA, R5F2136ACDFA, R5F2136ACNFB, R5F2136ACDFB, R5F2136ACNXXXFP, R5F2136ACDXXXFP, R5F2136ACNXXXFA, R5F2136ACDXXXFA, R5F2136ACNXXXFB, R5F2136ACDXXXFB	96 Kbytes	04000h	1BFFFh	8 Kbytes	023FFh	
R5F2136CCNFP, R5F2136CCDFP, R5F2136CCNFA, R5F2136CCDFA, R5F2136CCNFB, R5F2136CCDFB, R5F2136CCNXXFP, R5F2136CCDXXXFP, R5F2136CCNXXXFA, R5F2136CCDXXXFA, R5F2136CCNXXXFB, R5F2136CCDXXXFB	128 Kbytes	04000h	23FFFh	10 Kbytes	02BFFh	

Figure 3.1 Memory Map of R8C/36C Group

Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0140H	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0141h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h	Time: ND Counter o	TREG	00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h	Tillier KD Gerieral Register Au	TRUGRAU	FFh
0149H	Timer RD General Register B0	TRDGRB0	FFh
014An	Tillier KD Gerieral Register bu	TRUGRBU	FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Ch	Timer RD General Register Co	TRUGROU	
	Times DD Consert Desister DO	TRDGRD0	FFh
014Eh	Timer RD General Register D0	TRUGRUU	FFh
014Fh	T' DDO (ID) (I	TDDOD4	FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h			FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h	Timer RG Mode Register	TRGMR	01000000b
0171h	Timer RG Count Control Register	TRGCNTC	00h
0172h	Timer RG Control Register	TRGCR	10000000b
0173h	Timer RG Interrupt Enable Register	TRGIER	11110000b
0174h	Timer RG Status Register	TRGSR	11100000b
0175h	Timer RG I/O Control Register	TRGIOR	00h
0176h	Timer RG Counter	TRG	00h
0177h		1.1.0	00h
0178h	Timer RG General Register A	TRGGRA	FFh
0179h	Timor No Obnoral Neglotor /	INOONA	FFh
0179H	Timer RG General Register B	TRGGRB	FFh
017An	Times NO General Negister B	INGGRE	
	Timer RG General Register C	TDCCDC	FFh
017Ch	Timer Ko General Register C	TRGGRC	FFh
017Dh	Timer DC Conerel Decister D	TDCCDD	FFh
017Eh	Timer RG General Register D	TRGGRD	FFh
017Fh	1		FFh

X: Undefined

^{1.} The blank areas are reserved and cannot be accessed by users.

Table 4.10 SFR Information (10) (1)

			A (; D ;
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h	1		XXh
2C74h	+		XXh
2C75h	-		XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah	1		XXh
2C7Bh	-		XXh
	4		
2C7Ch	_		XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h	- Dro control Batta o	5.050	XXh
2C82h	-		
	4		XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h	1		XXh
2C87h	1		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
	DTC Control Data 9	DICDS	
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch	1		XXh
2C8Dh	1		XXh
2C8Eh	+		XXh
	4		
2C8Fh	DT0.0 + 1D + 40	DTOD40	XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h	1		XXh
2C95h	+		XXh
	-		
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah	1		XXh
2C9Bh	1		XXh
2C9Ch	1		XXh
	4		
2C9Dh	-		XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	1		XXh
2CA2h	1		XXh
2CA3h	1		
	-		XXh
2CA4h	-		XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h		3.05.0	XXh
2CA3H	-		XXh
	-		
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh	1		XXh
2CAFh	1		XXh
20/(11)	1		

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

R8C/36C Group 5. Electrical Characteristics




Figure 5.1 Ports P0 to P6, P8 Timing Measurement Circuit

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		1.12		
Symbol		Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)	m/erase endurance (2) 1,000 (3) —			_	times
_	Byte program time		_	80	500	μS
_	Block erase time		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7		5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		0	_	60	°C
_	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year

- Notes: 1. Vcc = 2.7 to 5.5 V and T_{opr} = 0 to 60 °C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5.0 V to (Vdet0_0 - 0.1) V	_	6	150	μS
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5		μА
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μ\$

Notes:

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

Cumbal	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	_	V
		Vdet1_6 to Vdet1_F selected	_	0.10	_	V
_	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5.0 V to (Vdet1_0 - 0.1) V	_	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V		1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾			_	100	μS

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1} .
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

R8C/36C Group 5. Electrical Characteristics

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Offit
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V -20 °C \le Topr \le 85 °C	38.4	40	41.6	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2) High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	38.0	40	42.0	MHz
		Vcc = 1.8 V to 5.5 V -20 °C ≤ Topr ≤ 85 °C	35.389	36.864	38.338	MHz
		Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	35.020	36.864	38.707	MHz
		Vcc = 1.8 V to 5.5 V -20 °C ≤ Topr ≤ 85 °C	30.72	32	33.28	MHz
		Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	30.40	32	33.60	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	_	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	400	_	μА

Notes:

- 1. Vcc = 1.8 to 5.5 V and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	_	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	2	_	μΑ

Note:

1. Vcc = 1.8 to 5.5 V and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Unit		
			Min.	Тур.	Max.	Onit
td(P-R)	Time for internal power supply stabilization during		_	_	2,000	μS
	power-on (2)					

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25 °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

R8C/36C Group 5. Electrical Characteristics

Timing Requirements of Synchronous Serial Communication Unit (SSU) **Table 5.15**

Cumbal	Symbol Parameter		Conditions		Standard	Unit	
Symbol			Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time)		4	_	_	tcyc (2)
tHI	SSCK clock "H" width			0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		_	_	1	tcyc (2)
	time	Slave		_	_	1	μS
tfall	SSCK clock falling time	Master		_	_	1	tcyc (2)
		Slave		_	_	1	μS
tsu	SSO, SSI data input setup time			100	_	_	ns
tH	SSO, SSI data input h	old time		1	_	_	tcyc (2)
tLEAD	SCS setup time	Slave		1tcyc + 50	_	_	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	_	ns
ton	SSO, SSI data output	delay time		_	_	1	tcyc (2)
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	_	_	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	_	_	1.5tcyc + 200	ns
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	_	_	1.5tcyc + 100	ns
		-		_	_	1.5tcyc + 200	ns

^{1.} Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)

Table 5.16 Timing Requirements of I²C bus Interface

Symbol	Parameter	Condition	9	Unit		
		Condition	Min.	Тур.	Max.	Offic
tscl	SCL input cycle time		12tcyc + 600 (2)	_	_	ns
tsclh	SCL input "H" width		3tcyc + 300 (2)	_	_	ns
tscll	SCL input "L" width		5tcyc + 500 (2)	_	_	ns
tsf	SCL, SDA input fall time		_	_	300	ns
tsp	SCL, SDA input spike pulse rejection time		_	_	1tcyc (2)	ns
tBUF	SDA input bus-free time		5tcyc (2)	_	_	ns
tstah	Start condition input hold time		3tcyc (2)	_	_	ns
tstas	Retransmit start condition input setup time		3tcyc (2)	_	_	ns
tstop	Stop condition input setup time		3tcyc (2)	_	_	ns
tsdas	Data input setup time		1tcyc + 40 (2)	_	_	ns
tsdah	Data input hold time		10	_	_	ns

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.17 Electrical Characteristics (1) [4.2 V \leq VCC \leq 5.5 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Offic
Voн	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	Iон = −20 mA	Vcc - 2.0	_	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5 V	IOH = -200 μA	1.0	_	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	_	_	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	_	_	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIODI, TRDIOCI, TRDIODI, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXDO, RXD1, RXD2, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO			0.1	1.2		V
		RESET			0.1	1.2	_	-
Iн	Input "H" cu		VI = 5 V, VCC = 5.0 V		_	_	5.0	μΑ
I∟	Input "L" cu		$V_1 = 0 \text{ V}, \text{ Vcc} = 5.0 \text{ V}$		_	_	-5.0	μА
RPULLUP	Pull-up resi		$V_1 = 0 \text{ V}, \text{ Vcc} = 5.0 \text{ V}$		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
Rfxcin	Feedback resistance	XCIN			_	8	_	МΩ
VRAM	RAM hold v	roltage	During stop mode		1.8	_	_	V

Note

^{1.} $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$, $\text{Topr} = -20 \text{ to } 85 ^{\circ}\text{C}$ (N version)/ $-40 \text{ to } 85 ^{\circ}\text{C}$ (D version), and f(XIN) = 20 MHz, unless otherwise specified.

R8C/36C Group 5. Electrical Characteristics

Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V, Topr = 25 °C)

Table 5.33 External Clock Input (XOUT, XCIN)

Symbol	Davamatan	Stan	Unit	
	Parameter		Max.	Offic
tc(XOUT)	XOUT input cycle time	200	_	ns
twh(xout)	XOUT input "H" width	90	_	ns
twl(xout)	XOUT input "L" width	90	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
tWL(XCIN)	XCIN input "L" width	7	_	μS




Figure 5.18 External Clock Input Timing Diagram when VCC = 2.2 V

Table 5.34 TRAIO Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	500	_	ns
twh(traio)	TRAIO input "H" width	200	_	ns
tWL(TRAIO)	TRAIO input "L" width	200	_	ns




Figure 5.19 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.35 TRFI Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TRFI)	TRFI input cycle time	2000 (1)	_	ns
twh(TRFI)	TRFI input "H" width	1000 (2)	_	ns
twl(TRFI)	TRFI input "L" width	1000 (2)	_	ns

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.20 TRFI Input Timing Diagram when Vcc = 2.2 V

R8C/36C Group 5. Electrical Characteristics

Table	5 36	Serial	Interface

Symbol	Parameter	Stan	Unit	
	Faidilletei		Max.	Offit
tc(CK)	CLKi input cycle time	800	_	ns
tw(ckh)	CLKi input "H" width	400	_	ns
tW(CKL)	CLKi input "L" width	400	_	ns
td(C-Q)	TXDi output delay time	_	200	ns
th(C-Q)	TXDi hold time	0	_	ns
tsu(D-C)	RXDi input setup time	150	_	ns
th(C-D)	RXDi input hold time	90	_	ns

i = 0 to 2




Figure 5.21 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.37 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
	Falametei	Min.	Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	_	ns	
tW(INL)	INTi input "L" width, Kli input "L" width	1000 (2)		ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.22 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

R8C/36C Group Package Dimensions



General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.