

Welcome to **E-XFL.COM** 

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21368cnfa-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/36C Group 1. Overview

# 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/36C Group.

Table 1.1 Specifications for R8C/36C Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C CPU core  • Number of fundamental instructions: 89  • Minimum instruction execution time:  50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)  200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)  • Multiplier: 16 bits × 16 bits → 32 bits  • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits  • Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/36C Group
Power Supply Voltage Detection	Voltage detection circuit	<ul> <li>Power-on reset</li> <li>Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)</li> </ul>
I/O Ports	Programmable I/O ports	<ul> <li>Input-only: 1 pin</li> <li>CMOS I/O ports: 59, selectable pull-up resistor</li> <li>High current drive ports: 59</li> </ul>
Clock	Clock generation circuits	4 circuits: XIN clock oscillation circuit,
Interrupts		<ul> <li>Interrupt Vectors: 69</li> <li>External: 9 sources (INT x 5, key input x 4)</li> <li>Priority levels: 7 levels</li> </ul>
Watchdog Time	er	14 bits x 1 (with prescaler)     Reset start selectable     Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	<ul> <li>1 channel</li> <li>Activation sources: 39</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul>
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits x 2 (with 4 capture/compare registers)  Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)

R8C/36C Group 1. Overview

# 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

R8C/36C Group 1. Overview

Table 1.5 Pin Name Information by Pin Number (1)

				I/O Pin Func	tions for Periphe	eral Mod	dules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
1		P3_0		(TRAO/TRGCLKA)				-
2		P4_2						VREF
3	MODE							
4	(XCIN)	P4_3						
5	(XCOUT)	P4_4						
6	RESET							
7	XOUT	P4_7						
8	VSS/AVSS							
9	XIN	P4_6						
10	VCC/AVCC							
11		P5_4		(TRCIOD)				
12		P5_3		(TRCIOC)				
13		P5_2		(TRCIOB)				
14		P5_1		(TRCIOA/TRCTRG)				
15		P5_0		(TRCCLK)	/T//D0/0D 10/			
16		P3_7		TRAO	(TXD2/SDA2/ RXD2/SCL2)	SSO	SDA	
17		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
18		P3_4		(TRCIOC)	(TXD2/SDA2/ RXD2/SCL2)	SSI		IVREF3
19		P3_3	ĪNT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
20		P2_7		(TRDIOD1)				
21		P2_6		(TRDIOC1)				
22		P2_5		(TRDIOB1)				
23		P2_4		(TRDIOA1)				
24		P2_3		(TRDIOD0)				
25		P2_2		(TRCIOD/TRDIOB0)				
26		P2_1		(TRCIOC/TRDIOC0)				
27		P2_0	(INT1)	(TRCIOB/TRDIOA0/ TRDCLK)				
28		P3_6	(INT1)					
29		P3_1		(TRBO)				
30		P8_6						
31		P8_5		(TRFO12)				
32		P8_4		(TRFO11)				
33		P8_3		(TRFI/TRFO10)				
34		P8_2		(TRFO02)				
35		P8_1		(TRFO01)				
36		P8_0		(TRFO00)				
37		P6_7	(INT3)	(TRCIOD)				
38		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)			
39		P6_5	INT4	(TRCIOB)	(CLK2/CLK1)			

# Note:

1. Can be assigned to the pin in parentheses by a program.

# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Table 4.3 SFR Information (3) (1)

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h	BTO Neuvation Control Register	BIOIE	0011
0082h			
0083h			
0084h			
0085h			
0086h			
0087h		BTOENIO	0.01
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h	Timer RF Register	TRF	00h
0091h	_		00h
0092h			
0093h			
0094h			
0095h			+
0095h			
0096h			
0098h			
0099h		TD5000	
009Ah	Timer RF Control Register 0	TRFCR0	00h
009Bh	Timer RF Control Register 1	TRFCR1	00h
009Ch	Capture and Compare 0 Register	TRFM0	00h
009Dh			00h
009Eh	Compare 1 Register	TRFM1	FFh
009Fh			FFh
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h	· · · · · · · · · · · · · · · · · ·		XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
	UART2 Transmit Buffer Register	U2TB	XXh
00AAh	UARTZ Transmit buller Register	0216	
00ABh	LIADTO Terrorit/Descript Cont. 15. 11. 0	11000	XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00B9h			+
	LIART2 Charial Made Pagister 5	LIDEMDE	00h
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 2	U2SMR2	X0000000b
00BFh	UART2 Special Mode Register	U2SMR	X000000b

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h			000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh			000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh	A D Register 1	ADI	000000XXb
00D0h			000000XXb
00D0h			+
00D1h			
00D2h 00D3h			
00D3h 00D4h	A/D Mode Register	ADMOD	00h
00D4h 00D5h	A/D Input Select Register	ADINSEL	
	A/D Control Register 0		11000000b
00D6h	A/D Control Register 4	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh	Port P6 Register	P6	XXh
00EDh		' '	
00EEh	Port P6 Direction Register	PD6	00h
00EFh	. C.C. C Direction (Cognition	1 20	0011
00F0h	Port P8 Register	P8	XXh
00F0H	1 of the grater	FO	AAII
00F2h	Port P8 Direction Register	PD8	00h
00F2H	1 of the Direction Register	F D0	OUII
00F3h			
00F4H			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			
00FDh			
00FEh			

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0140H	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0141h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h	Time: ND Counter o	TREG	00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h	Tillier KD Gerieral Register Au	TRUGRAU	FFh
0149H 014Ah	Timer RD General Register B0	TRDGRB0	FFh
014An	Tillier KD Gerieral Register bu	TRUGRBU	FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Ch	Timer RD General Register Co	TRUGROU	
	Times DD Consert Desister DO	TRDGRD0	FFh
014Eh	Timer RD General Register D0	TRUGRUU	FFh
014Fh	T' DDO ( ID ) ( I	TDDOD4	FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h			FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h	Timer RG Mode Register	TRGMR	01000000b
0171h	Timer RG Count Control Register	TRGCNTC	00h
0172h	Timer RG Control Register	TRGCR	10000000b
0173h	Timer RG Interrupt Enable Register	TRGIER	11110000b
0174h	Timer RG Status Register	TRGSR	11100000b
0175h	Timer RG I/O Control Register	TRGIOR	00h
0176h	Timer RG Counter	TRG	00h
0177h		1.1.0	00h
0178h	Timer RG General Register A	TRGGRA	FFh
0179h	Timor No Odriciai Negister A	INOONA	FFh
0179H	Timer RG General Register B	TRGGRB	FFh
017An	Times NO General Negister B	INGGRE	
	Timer RG General Register C	TDCCDC	FFh
017Ch	Timer Ko General Register C	TRGGRC	FFh
017Dh	Timer DC Conerel Decister D	TDOODD	FFh
017Eh	Timer RG General Register D	TRGGRD	FFh
017Fh	1		FFh

Note:

<sup>1.</sup> The blank areas are reserved and cannot be accessed by users.

Table 4.7 SFR Information (7) (1)

	or it information (i) . ,		
Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h	Timer RF Output Control Register	TRFOUT	00h
0187h	UARTO Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
019411 0195h	SS Transmit Data Register L / TiC bus Transmit Data Register (2)	SSTDRH	FFh
	5		
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019An		SSER / ICIER	00010000B700011000B
	SS Enable Register / IIC bus Interrupt Enable Register (2)		7.7
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A3h			
01A411			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh		<del></del>	<del> </del>
01B0h			
01B0H			
	Floor Momory Status Pagister	FST	10000Y00b
01B2h	Flash Memory Status Register	FOI	10000X00b
01B3h	I I I I I I I I I I I I I I I I I I I	EMBS	1001
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh		<del></del>	<del> </del>
01BDh			
01BEh		+	<u> </u>
01BFh			
UIDEII	1		1

Notes:

<sup>1.</sup> The blank areas are reserved and cannot be accessed by users.

<sup>2.</sup> Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.12 SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			
2FFFh			

X: Undefined

Note:

## Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
<u>:</u>	T.==		T 4.1
FFE3h	ID2		(Note 2)
:	Line		[4] ( 2)
FFEBh	ID3		(Note 2)
FFEFh	ID4		(Note 2)
	104		(Note 2)
FFF3h	ID5		(Note 2)
:	1 -		,
FFF7h	ID6		(Note 2)
:	•		•
FFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

## Notes:

- 1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

  Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
  - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

<sup>1.</sup> The blank areas are reserved and cannot be accessed by users.

# 5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.		Max.	Offic
_	Program/erase endurance (2)		10,000 (3)	_	_	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1500	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		_		30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 <sup>(7)</sup>	_	85	°C
_	Data hold time (8)	Ambient temperature = 55 °C	20	_	_	year

#### Notes

- 1. Vcc = 2.7 to 5.5 V and  $T_{opr} = -20$  to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40 °C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Cymbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5.0 V to (Vdet0_0 - 0.1) V	_	6	150	μS
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5		μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μ\$

#### Notes:

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

Cumbal	Dorometer	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	_	V
		Vdet1_6 to Vdet1_F selected	_	0.10	_	V
_	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5.0 V to (Vdet1_0 - 0.1) V	_	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V		1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>				100	μS

### Notes:

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and  $T_{opr}$  = -20 to 85 °C (N version)/-40 to 85 °C (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes  $V_{\text{det1}}$ .
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8  V to  5.5  V -20 °C ≤ $Topr \le 85 \text{ °C}$	38.4	40	41.6	MHz
		Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the	Vcc = 1.8 V to 5.5 V -20 °C ≤ Topr ≤ 85 °C	35.389	36.864	38.338	MHz
	FRA1 register and the FRA5 register correction value into the FRA3 register (2)  High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the	Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	35.020	36.864	38.707	MHz
		Vcc = 1.8 V to 5.5 V -20 °C ≤ Topr ≤ 85 °C	30.72	32	33.28	MHz
	FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	30.40	32	33.60	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	_	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	400	_	μА

#### Notes:

- 1. Vcc = 1.8 to 5.5 V and  $T_{opr} = -20$  to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	_	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	2	_	μΑ

### Note:

1. Vcc = 1.8 to 5.5 V and  $T_{opr} = -20$  to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

**Table 5.14** Power Supply Circuit Timing Characteristics

Symbol	Doromotor	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during		_	_	2,000	μS
	power-on (2)					

### Notes:

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and  $T_{opr}$  = 25 °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

Table 5.17 Electrical Characteristics (1) [4.2 V  $\leq$  VCC  $\leq$  5.5 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Offic
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	Iон = −20 mA	Vcc - 2.0	_	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5 V	IOH = -200 μA	1.0	_	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	_	_	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	_	_	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIODI, TRDIOCI, TRDIODI, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXDO, RXD1, RXD2, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO			0.1	1.2		V
		RESET			0.1	1.2	_	-
Iн	Input "H" cu		VI = 5 V, VCC = 5.0 V		_	_	5.0	μΑ
I∟	Input "L" current		VI = 0 V, Vcc = 5.0 V		_	_	-5.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, VCC = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
Rfxcin	Feedback resistance	XCIN			_	8	_	МΩ
VRAM	RAM hold v	roltage	During stop mode		1.8	_	_	V

Note

<sup>1.</sup>  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ ,  $\text{Topr} = -20 \text{ to } 85 ^{\circ}\text{C}$  (N version)/ $-40 \text{ to } 85 ^{\circ}\text{C}$  (D version), and f(XIN) = 20 MHz, unless otherwise specified.

Table 5.31 Electrical Characteristics (5) [1.8 V  $\leq$  VCC < 2.7 V]

Symbol	Parameter		Condition		S	Standard		Unit
Symbol	Fai	ametei	Conditi	Condition		Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5		Vcc	V
		XOUT		Ioн = -200 μA	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	_		0.5	V
			Drive capacity Low	IoL = 1 mA	_	_	0.5	V
		XOUT		IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	NTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAI, TRDIOCI, TRDIOCI, TRDIOCI, TRCICA, TRGIOA, TRGIOA, TRGIOA, TRGIOA, TRGIOA, RXDO, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.20	_	V
Iн	Input "H" current		$V_1 = 2.2 \text{ V}, \text{ Vcc} = 2.2 \text{ V}$	2 V	_	_	4.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 2.2 V	/	_	_	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 V	/	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	МΩ
RfXCIN	Feedback resistance	XCIN			_	8	_	MΩ
VRAM	RAM hold voltage		During stop mode		1.8		_	V


Note:

<sup>1.</sup>  $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$ ,  $\text{Topr} = -20 \text{ to } 85 ^{\circ}\text{C}$  (N version)/ $-40 \text{ to } 85 ^{\circ}\text{C}$  (D version), and f(XIN) = 5 MHz, unless otherwise specified.

Table 5.32 Electrical Characteristics (6) [1.8 V  $\leq$  Vcc < 2.7 V] (Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
			Condition	Min. Typ. Max.		Unit	
CC		High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	80	350	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40		μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1		3.5		μΑ
		Stop mode	XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μΑ
			XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	15	_	μΑ

R8C/36C Group Package Dimensions



Rev.	Date		Description
Nev.	Page		Summary
0.01	Oct 30, 2009	_	First Edition issued
1.00	Nov 02, 2010	All pages	"Preliminary", "Under development" deleted
		4	Table 1.3 revised
		28 to 54	"5. Electrical Characteristics" added
1.10	Nov 02, 2010	_	TN-R8C-A015A/E reflected
		3	Table 1.2 "Timer RG" and "Package" revised
		4 and 5	Tables 1.3 and 1.4 revised
		6	Figure 1.1 revised
		8	Figure 1.3 "PTQP0064LB-A" added
		17	Figure 3.1 "Part Number" revised
		33	Table 5.3 "tCONV", "tSAMP" revised
		47	Table 5.21 revised
		51	Table 5.28 revised
		55	Table 5.35 revised
		59	Package (PTQP0064LB-A) added

All trademarks and registered trademarks are the property of their respective owners.

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of registers.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

# 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.