

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136acnfa-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/36C Group.

Table 1.1 Specifications for R8C/36C Group (1)

Item	Function	Specification				
CPU	Central processing unit	R8C CPU core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) • Multiplier: 16 bits × 16 bits → 32 bits • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte)				
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/36C Group				
Power Supply Voltage Detection	Voltage detection circuit	 Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) 				
I/O Ports	Programmable I/O ports	 Input-only: 1 pin CMOS I/O ports: 59, selectable pull-up resistor High current drive ports: 59 				
Clock	Clock generation circuits	4 circuits: XIN clock oscillation circuit,				
Interrupts		Interrupt Vectors: 69 External: 9 sources (INT × 5, key input × 4) Priority levels: 7 levels				
Watchdog Time	er	14 bits x 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable				
DTC (Data Tra	nsfer Controller)	 1 channel Activation sources: 39 Transfer modes: 2 (normal mode, repeat mode) 				
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode				
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode				
	Timer RC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)				
	Timer RD	16 bits x 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)				

Table 1.4 Product List for R8C/36C Group (2)

Current of Nov 2010

	ROM C	apacity	DAM			
Part No.	Program	Data flash	RAM Capacity	Package Type	Rer	marks
R5F21364CDFP	ROM 16 Kbytes	1 Khyto v 1	1.5 Khytos	PLQP0064KB-A	Dyorgion	
R5F21365CDFP	_	1 Kbyte x 4		PLQP0064KB-A	D VEISIOII	
R5F21366CDFP	32 Kbytes	-		PLQP0064KB-A		
		1 Kbyte x 4		PLQP0064KB-A		
R5F21367CDFP R5F21368CDFP	48 Kbytes 64 Kbytes	1 Kbyte x 4		PLQP0064KB-A		
R5F2136ACDFP	96 Kbytes	1 Kbyte x 4		PLQP0064KB-A		
R5F2136CCDFP	•	1 Kbyte x 4		PLQP0064KB-A		
R5F21364CDFA	16 Kbytes			PLQP0064GA-A		
R5F21365CDFA	_	1 Kbyte x 4		PLQP0064GA-A		
	24 Kbytes	-		PLQP0064GA-A		
R5F21366CDFA	32 Kbytes	•	•			
R5F21367CDFA	48 Kbytes	1 Kbyte × 4		PLQP0064GA-A		
R5F21368CDFA	64 Kbytes	1 Kbyte × 4		PLQP0064GA-A		
R5F2136ACDFA	96 Kbytes	1 Kbyte × 4	_	PLQP0064GA-A		
R5F2136CCDFA		1 Kbyte × 4	,	PLQP0064GA-A		
R5F21364CDFB (D)	16 Kbytes	1 Kbyte × 4	•	PTQP0064LB-A		
R5F21365CDFB (D)	24 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21366CDFB (D)	32 Kbytes	1 Kbyte × 4	,	PTQP0064LB-A		
R5F21367CDFB (D)	48 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21368CDFB (D)		1 Kbyte × 4		PTQP0064LB-A		
R5F2136ACDFB (D)	96 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F2136CCDFB (D)		1 Kbyte × 4	-	PTQP0064LB-A		
R5F21364CDXXXFP	16 Kbytes	•	•	PLQP0064KB-A	N version	Factory
R5F21365CDXXXFP	24 Kbytes	1 Kbyte × 4		PLQP0064KB-A		programming
R5F21366CDXXXFP	32 Kbytes	-		PLQP0064KB-A		product
R5F21367CDXXXFP	48 Kbytes	1 Kbyte x 4	4 Kbytes	PLQP0064KB-A		
R5F21368CDXXXFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A		
R5F2136ACDXXXFP	96 Kbytes	1 Kbyte x 4		PLQP0064KB-A		
R5F2136CCDXXXFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A		
R5F21364CDXXXFA	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0064GA-A		
R5F21365CDXXXFA	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064GA-A		
R5F21366CDXXXFA	32 Kbytes	1 Kbyte x 4	2.5 Kbytes	PLQP0064GA-A		
R5F21367CDXXXFA	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064GA-A		
R5F21368CDXXXFA	64 Kbytes	1 Kbyte x 4	6 Kbytes	PLQP0064GA-A		
R5F2136ACDXXXFA	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A		
R5F2136CCDXXXFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A		
R5F21364CDXXXFB (D)	16 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21365CDXXXFB (D)	24 Kbytes	1 Kbyte × 4	-	PTQP0064LB-A		
R5F21366CDXXXFB (D)	32 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21367CDXXXFB (D)	48 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F21368CDXXXFB (D)	64 Kbytes	1 Kbyte × 4		PTQP0064LB-A		
R5F2136ACDXXXFB (D)	96 Kbytes	1 Kbyte × 4	,	PTQP0064LB-A		
R5F2136CCDXXXFB (D)	128 Kbytes	•	•	PTQP0064LB-A		

(D): Under development

Note:

1. The user ROM is programmed before shipment.

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

Table 1.5 Pin Name Information by Pin Number (1)

	I/O Pin Functions for Peripheral Modules							
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator B
1		P3_0		(TRAO/TRGCLKA)				-
2		P4_2						VREF
3	MODE							
4	(XCIN)	P4_3						
5	(XCOUT)	P4_4						
6	RESET							
7	XOUT	P4_7						
8	VSS/AVSS							
9	XIN	P4_6						
10	VCC/AVCC							
11		P5_4		(TRCIOD)				
12		P5_3		(TRCIOC)				
13		P5_2		(TRCIOB)				
14		P5_1		(TRCIOA/TRCTRG)				
15		P5_0		(TRCCLK)	/T//D0/0D 10/			
16		P3_7		TRAO	(TXD2/SDA2/ RXD2/SCL2)	SSO	SDA	
17		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
18		P3_4		(TRCIOC)	(TXD2/SDA2/ RXD2/SCL2)	SSI		IVREF3
19		P3_3	ĪNT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
20		P2_7		(TRDIOD1)				
21		P2_6		(TRDIOC1)				
22		P2_5		(TRDIOB1)				
23		P2_4		(TRDIOA1)				
24		P2_3		(TRDIOD0)				
25		P2_2		(TRCIOD/TRDIOB0)				
26		P2_1		(TRCIOC/TRDIOC0)				
27		P2_0	(INT1)	(TRCIOB/TRDIOA0/ TRDCLK)				
28		P3_6	(INT1)					
29		P3_1		(TRBO)				
30		P8_6						
31		P8_5		(TRFO12)				
32		P8_4		(TRFO11)				
33		P8_3		(TRFI/TRFO10)				
34		P8_2		(TRFO02)				
35		P8_1		(TRFO01)				
36		P8_0		(TRFO00)				
37		P6_7	(INT3)	(TRCIOD)				
38		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)			
39		P6_5	INT4	(TRCIOB)	(CLK2/CLK1)			

Note:

1. Can be assigned to the pin in parentheses by a program.

Table 1.8 Pin Functions (2)

Item	Pin Name	I/O Type	Description
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter.
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter.
	ADTRG	I	AD external trigger input pin.
D/A converter	DA0, DA1	0	D/A converter output pins.
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins.
	IVREF1, IVREF3	I	Comparator B reference voltage input pins.
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6_0 to P6_7, P8_0 to P8_6	1/0	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only port.

I: Input

O: Output

I/O: Input and output

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)


Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



R8C/36C Group 3. Memory



- 1. The data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The SFR areas for the DTC and other modules are allocated to addresses 02C00h to 02FFFh.
- 3. The blank areas are reserved and cannot be accessed by users.

Part Number		Internal ROM	Internal RAM		
Fait Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F21364CNFP, R5F21364CDFP, R5F21364CNFA, R5F21364CDFA, R5F21364CNFB, RSF21364CDFB, R5F21364CNXXXFP, R5F21364CDXXXFP, R5F21364CNXXXFA, R5F21364CDXXXFA, R5F21364CNXXXFB, R5F21364CDXXXFB,	16 Kbytes	0C000h	-	1.5 Kbytes	009FFh
R5F21365CNFP, R5F21365CDFP, R5F21365CNFA, R5F21365CDFA, R5F21365CNFB, R6F21365CDFB, R5F21365CNXXXFP, R5F21365CDXXXFP, R5F21365CNXXXFA, R5F21365CDXXXFA, R5F21365CNXXXFA, R5F21365CDXXXFB,	24 Kbytes	0A000h	-	2 Kbytes	00BFFh
R5F21366CNFP, R5F21366CDFP, R5F21366CNFA, R5F21366CDFA, R5F21366CNFB, R5F21366CDFB, R5F21366CNXXXFP, R5F21366CDXXXFP, R5F21366CNXXXFA, R5F21366CDXXXFA, R5F21366CNXXXFB, R5F21366CDXXXFB	32 Kbytes	08000h	-	2.5 Kbytes	00DFFh
R5F21367CNFP, R5F21367CDFP, R5F21367CNFA, R5F21367CDFA, R5F21367CNFB, RSF21367CDFB, R5F21367CNXXXFP, R5F21367CDXXXFP, R5F21367CNXXXFA, R5F21367CDXXXFA, R5F21367CNXXXFB, R5F21367CDXXXFB	48 Kbytes	04000h	-	4 Kbytes	013FFh
R5F21368CNFP, R5F21368CDFP, R5F21368CNFA, R5F21368CDFA, R5F21368CNFB, RSF21368CDFB, R5F21368CNXXXFP, R5F21368CDXXXFP, R5F21368CNXXXFA, R5F21368CDXXXFA, R5F21368CNXXXFB, R5F21368CDXXXFB,	64 Kbytes	04000h	13FFFh	6 Kbytes	01BFFh
R5F2136ACNFP, R5F2136ACDFP, R5F2136ACNFA, R5F2136ACDFA, R5F2136ACNFB, R5F2136ACDFB, R5F2136ACNXXXFP, R5F2136ACDXXXFP, R5F2136ACNXXXFA, R5F2136ACDXXXFA, R5F2136ACNXXXFB, R5F2136ACDXXXFB	96 Kbytes	04000h	1BFFFh	8 Kbytes	023FFh
R5F2136CCNFP, R5F2136CCDFP, R5F2136CCNFA, R5F2136CCDFA, R5F2136CCNFB, R5F2136CCDFB, R5F2136CCNXXFP, R5F2136CCDXXXFP, R5F2136CCNXXXFA, R5F2136CCDXXXFA, R5F2136CCNXXXFB, R5F2136CCDXXXFB	128 Kbytes	04000h	23FFFh	10 Kbytes	02BFFh

Figure 3.1 Memory Map of R8C/36C Group

Table 4.10 SFR Information (10) (1)

			A (; D ;
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h	1		XXh
2C74h	+		XXh
2C75h	-		XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah	1		XXh
2C7Bh	-		XXh
	4		
2C7Ch	_		XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h	- Dro control Bata o	5.050	XXh
2C82h	-		
	4		XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h	1		XXh
2C87h	1		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
	DTC Control Data 9	DICDS	
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch	1		XXh
2C8Dh	1		XXh
2C8Eh	+		XXh
	4		
2C8Fh	DT0.0 + 1D + 40	DTOD40	XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h	1		XXh
2C95h	+		XXh
	-		
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah	1		XXh
2C9Bh	1		XXh
2C9Ch	1		XXh
	4		
2C9Dh	-		XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	1		XXh
2CA2h	1		XXh
2CA3h	1		
	-		XXh
2CA4h	-		XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h		3.05.0	XXh
2CA3H	-		XXh
	-		
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh	1		XXh
2CAFh	1		XXh
20/(11)	1		

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions (1)

Courselle ad	Parameter		Conditions		Standard	t	Unit		
Symbol		Р	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					_	0	_	V
VIH	Input "H" voltage	Other th	nan CMOS ii		0.8 Vcc	_	Vcc	V	
ļ.		CMOS	Input level	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
ļ.		input	switching	0.35 Vcc	$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0.55 Vcc	_	Vcc	V
ļ.			function (I/O port)		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
ļ.			(I/O port)	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
ļ.				0.5 Vcc	$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0.7 Vcc	_	Vcc	V
ļ.					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
		Externa	l clock input	(XOUT)		1.2	_	Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ii	nput		0	_	0.2 Vcc	V
		CMOS	Inputlevel	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
			(I/O port)	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V
				0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
ļ.				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
ļ.		Externa	l clock input	(XOUT)		0	_	0.4	V
IOH(sum)	Peak sum output current		Sum of all pins IOH(peak)			_	_	-160	mA
IOH(sum)	Average sum outpour	put "H"	Sum of all	pins IOH(avg)		_	_	-80	mA
IOH(peak)	Peak output "H" c	urrent	Drive capa	city Low		_	_	-10	mA
ļ.			Drive capa	city High		_	_	-40	mΑ
IOH(avg)	Average output "H	H"	Drive capa	city Low		_	_	-5	mΑ
	current		Drive capa	city High		_	_	-20	mΑ
IOL(sum)	Peak sum output current	"L"	Sum of all	pins IOL(peak)		_	_	160	mA
IOL(sum)	Average sum outpourrent	put "L"	Sum of all	pins IOL(avg)		_	_	80	mA
IOL(peak)	Peak output "L" c	urrent	Drive capa	city Low		_	_	10	mA
			Drive capa	city High		_	_	40	mA
IOL(avg)	Average output "L	.,	Drive capa	city Low		_	_	5	mA
	current		Drive capa	city High		_	_	20	mA
f(XIN)	XIN clock input os	scillation	frequency		2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kHz
fOCO40M	When used as the timer RG (3)	e count s	source for timer RC, timer RD or		2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequenc	у			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
		-			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
_	System clock free	uencv			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
		,			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
1				1	1				
f(BCLK)	CPU clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz	

- 1. Vcc = 1.8 to 5.5 V and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC, timer RD or timer RG in the range of Vcc = 2.7 to 5.5 V.

Table 5.4 **D/A Converter Characteristics**

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offile
_	Resolution		_		8	Bit
_	Absolute accuracy		_	_	2.5	LSB
tsu	Setup time		_	_	3	μS
Ro	Output resistor		_	6		kΩ
lVref	Reference power input current	(Note 2)	_	_	1.5	mA

Notes:

- Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
 This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 **Comparator B Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
	Faranietei	Condition	Min.	Тур.	Max.	Offic
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	_	Vcc + 0.3	V
_	Offset		_	5	100	mV
td	Comparator output delay time (2)	VI = Vref ± 100 mV	_	0.1	_	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	_	17.5	_	μА

- 1. Vcc = 2.7 to 5.5 V and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. When the digital filter is disabled.

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions		Unit			
Symbol	Farameter	Conditions	Min.	in. Typ. Max.		Offic	
_	Program/erase endurance (2)		10,000 (3)	_	_	times	
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1500	μS	
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1500	μS	
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S	
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S	
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms	
_	Interval from erase start/restart until following suspend request		0	_	_	μS	
_	Time from suspend until erase restart		_		30 + CPU clock × 1 cycle	μS	
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS	
_	Program, erase voltage		2.7	_	5.5	V	
_	Read voltage		1.8	_	5.5	V	
_	Program, erase temperature		-20 ⁽⁷⁾	_	85	°C	
_	Data hold time (8)	Ambient temperature = 55 °C	20	_	_	year	

- 1. Vcc = 2.7 to 5.5 V and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40 °C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		_	0.10	_	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5.0 V to (Vdet2_0 - 0.1) V	_	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μS

Notes:


- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit (2)

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	_	50,000	mV/msec

Notes:

- 1. The measurement condition is Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware (R01UH0095EJ0110) for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.16 Timing Requirements of I²C bus Interface

Cumbal	Parameter	Condition	9	Unit		
Symbol		Condition	Min.	Тур.	Max.	Offic
tscl	SCL input cycle time		12tcyc + 600 (2)	_	_	ns
tsclh	SCL input "H" width		3tcyc + 300 (2)	_	_	ns
tscll	SCL input "L" width		5tcyc + 500 (2)	_	_	ns
tsf	SCL, SDA input fall time		_	_	300	ns
tsp	SCL, SDA input spike pulse rejection time		_	_	1tcyc (2)	ns
tBUF	SDA input bus-free time		5tcyc (2)	_	_	ns
tstah	Start condition input hold time		3tcyc (2)	_	_	ns
tstas	Retransmit start condition input setup time		3tcyc (2)	_	_	ns
tstop	Stop condition input setup time		3tcyc (2)	_	_	ns
tsdas	Data input setup time		1tcyc + 40 (2)	_	_	ns
tsdah	Data input hold time		10	_	_	ns

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V, Topr = 25 °C)

Table 5.19 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
	Faidilletei		Max.	Offic
tc(XOUT)	XOUT input cycle time	50	_	ns
twh(xout)	XOUT input "H" width	24	_	ns
twl(xout)	XOUT input "L" width	24	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
twl(xcin)	XCIN input "L" width	7	_	μS




Figure 5.8 External Clock Input Timing Diagram when VCC = 5 V

Table 5.20 TRAIO Input

Symbol	Parameter		Standard		
	Falanielei	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	_	ns	
twh(traio)	TRAIO input "H" width	40	_	ns	
twl(traio)	TRAIO input "L" width	40	_	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.21 TRFI Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRFI)	TRFI input cycle time	400 (1)	_	ns	
twh(TRFI)	TRFI input "H" width	200 (2)	_	ns	
tWL(TRFI)	TRFI input "L" width	200 (2)	_	ns	

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency \times 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.10 TRFI Input Timing Diagram when Vcc = 5 V

Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V, Topr = 25 °C)

Table 5.26 External Clock Input (XOUT, XCIN)

Symbol	Devenueten	Stan	Unit	
	Parameter			Max.
tc(XOUT)	XOUT input cycle time	50	_	ns
twh(xout)	XOUT input "H" width	24	_	ns
twl(xout)	XOUT input "L" width	24	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
tWL(XCIN)	XCIN input "L" width	7	_	μS




Figure 5.13 External Clock Input Timing Diagram when VCC = 3 V

Table 5.27 TRAIO Input

Symbol	Parameter		Standard		
	raianielei	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	_	ns	
twh(traio)	TRAIO input "H" width	120	_	ns	
tWL(TRAIO)	TRAIO input "L" width	120		ns	




Figure 5.14 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.28 TRFI Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRFI)	TRFI input cycle time	1200 ⁽¹⁾	_	ns	
twh(TRFI)	TRFI input "H" width	600 (2)	_	ns	
twl(TRFI)	TRFI input "L" width	600 (2)	_	ns	

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency \times 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.15 TRFI Input Timing Diagram when Vcc = 3 V

Table 5.32 Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Uni
CC	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	80	350	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40		μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1		3.5		μΑ
		Stop mode	XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μΑ
			XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	15	_	μΑ

Table	5 36	Serial	Interface

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	800	_	ns	
tw(ckh)	CLKi input "H" width	400	_	ns	
tW(CKL)	CLKi input "L" width	400	_	ns	
td(C-Q)	TXDi output delay time	_	200	ns	
th(C-Q)	TXDi hold time	0	_	ns	
tsu(D-C)	RXDi input setup time	150	_	ns	
th(C-D)	RXDi input hold time	90	_	ns	

i = 0 to 2




Figure 5.21 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.37 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	_	ns
tW(INL)	INTi input "L" width, Kli input "L" width	1000 (2)		ns

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.22 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.