

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136acnfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.2 Specifications for R8C/36C Group (2)

Item	Function	Specification
Timer	Timer RE	8 bits x 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode
	Timer RF	16 bits x 1 Input capture mode (input capture circuit), output compare mode (output compare circuit)
	Timer RG	16 bits x 1 (with 2 capture/compare registers)  Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder)
Serial	UART0, UART1	Clock synchronous serial I/O/UART x 2 channel
Interface	UART2	Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C bus), multiprocessor communication function
Synchronous Communication	Serial on Unit (SSU)	1 (shared with I <sup>2</sup> C bus)
I <sup>2</sup> C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converte	er .	10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converte	r	8-bit resolution × 2 circuits
Comparator E	3	2 circuits
Flash Memor	у	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>Programming and erasure endurance:10,000 times (data flash) 1,000 times (program ROM)</li> <li>Program security: ROM code protect, ID code check</li> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> <li>Background operation (BGO) function (data flash)</li> </ul>
Operating Free Voltage	equency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current consi	umption	Typ. 7.0 mA (VCC = 5.0 V, $f(XIN) = 20$ MHz) Typ. 3.5 mA (VCC = 3.0 V, $f(XIN) = 10$ MHz) Typ. 4.0 $\mu$ A (VCC = 3.0 V, wait mode ( $f(XCIN) = 32$ kHz)) Typ. 2.0 $\mu$ A (VCC = 3.0 V, stop mode)
Operating Am	nbient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) (1)
Package		64-pin LQFP  • Package code: PLQP0064KB-A (previous code: 64P6Q-A)  • Package code: PLQP0064GA-A (previous code: 64P6U-A) 64-pin TQFP  • Package code: PTQP0064LB-A

## Note:

1. Specify the D version if D version functions are to be used.

## 1.2 Product List

Tables 1.3 and 1.4 list Product List for R8C/36C Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/36C Group.

Table 1.3 Product List for R8C/36C Group (1)

**Current of Nov 2010** 

	ROM C	apacity	D 4 1 4			
Part No.	Program		RAM	Package Type	Rer	marks
	RÖM	Data flash	Capacity			
R5F21364CNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0064KB-A	N version	
R5F21365CNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064KB-A		
R5F21366CNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0064KB-A		
R5F21367CNFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064KB-A		
R5F21368CNFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A		
R5F2136ACNFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A		
R5F2136CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A		
R5F21364CNFA	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0064GA-A		
R5F21365CNFA	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064GA-A		
R5F21366CNFA	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0064GA-A		
R5F21367CNFA	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064GA-A		
R5F21368CNFA	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A		
R5F2136ACNFA	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A		
R5F2136CCNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A		
R5F21364CNFB (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PTQP0064LB-A		
R5F21365CNFB (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PTQP0064LB-A		
R5F21366CNFB (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PTQP0064LB-A		
R5F21367CNFB (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PTQP0064LB-A		
R5F21368CNFB (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PTQP0064LB-A		
R5F2136ACNFB (D)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PTQP0064LB-A		
R5F2136CCNFB (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PTQP0064LB-A		
R5F21364CNXXXFP	16 Kbytes	1 Kbyte x 4	1.5 Kbytes	PLQP0064KB-A	N version	Factory
R5F21365CNXXXFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064KB-A		programming
R5F21366CNXXXFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0064KB-A		product (1)
R5F21367CNXXXFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064KB-A		
R5F21368CNXXXFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A		
R5F2136ACNXXXFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A		
R5F2136CCNXXXFP	128 Kbytes	1 Kbyte x 4	10 Kbytes	PLQP0064KB-A		
R5F21364CNXXXFA	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0064GA-A		
R5F21365CNXXXFA	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0064GA-A		
R5F21366CNXXXFA	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0064GA-A		
R5F21367CNXXXFA	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0064GA-A		
R5F21368CNXXXFA	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A		
R5F2136ACNXXXFA	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A		
R5F2136CCNXXXFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A		
R5F21364CNXXXFB (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PTQP0064LB-A		
R5F21365CNXXXFB (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PTQP0064LB-A		
R5F21366CNXXXFB (D)	32 Kbytes			PTQP0064LB-A		
R5F21367CNXXXFB (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PTQP0064LB-A		
R5F21368CNXXXFB (D)	64 Kbytes	1 Kbyte x 4		PTQP0064LB-A		
R5F2136ACNXXXFB (D)	96 Kbytes	1 Kbyte x 4	8 Kbytes	PTQP0064LB-A		
R5F2136CCNXXXFB (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PTQP0064LB-A		

(D): Under development

<sup>1.</sup> The user ROM is programmed before shipment.

Table 1.5 Pin Name Information by Pin Number (1)

				I/O Pin Fund	tions for Periphe	eral Mod	dules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
1		P3_0		(TRAO/TRGCLKA)				·
2		P4_2						VREF
3	MODE							
4	(XCIN)	P4_3						
5	(XCOUT)	P4_4						
6	RESET							
7	XOUT	P4_7						
8	VSS/AVSS							
9	XIN	P4_6						
10	VCC/AVCC							
11		P5_4		(TRCIOD)				
12		P5_3		(TRCIOC)				
13		P5_2		(TRCIOB)				
14		P5_1		(TRCIOA/TRCTRG)				
15		P5_0		(TRCCLK)				
16		P3_7		TRAO	(TXD2/SDA2/ RXD2/SCL2)	SSO	SDA	
17		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
18		P3_4		(TRCIOC)	(TXD2/SDA2/ RXD2/SCL2)	SSI		IVREF3
19		P3_3	ĪNT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
20		P2_7		(TRDIOD1)	,			
21		P2_6		(TRDIOC1)				
22		P2_5		(TRDIOB1)				
23		P2_4		(TRDIOA1)				
24		P2_3		(TRDIOD0)				
25		P2_2		(TRCIOD/TRDIOB0)				
26		P2_1		(TRCIOC/TRDIOC0)				
27		P2_0	(INT1)	(TRCIOB/TRDIOA0/ TRDCLK)				
28		P3_6	(INT1)					
29		P3_1		(TRBO)				
30		P8_6						
31		P8_5		(TRFO12)				
32		P8_4		(TRFO11)				
33		P8_3		(TRFI/TRFO10)				
34		P8_2		(TRFO02)				
35		P8_1		(TRFO01)				
36		P8_0		(TRFO00)				
37		P6_7	(INT3)	(TRCIOD)				
38		P6_6	ĪNT2	(TRCIOC)	(TXD2/SDA2)			
39		P6_5	ĪNT4	(TRCIOB)	(CLK2/CLK1)			_

## Note:

1. Can be assigned to the pin in parentheses by a program.

Table 1.6 Pin Name Information by Pin Number (2)

				I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B	
40		P4_5	INT0		(RXD2/SCL2)			ADTRG	
41		P1_7	INT1	(TRAIO)				IVCMP1	
42		P1_6			(CLK0)			IVREF1	
43		P1_5	(INT1)	(TRAIO)	(RXD0)				
44		P1_4		(TRCCLK)	(TXD0)				
45		P1_3	KI3	TRBO (/TRCIOC)				AN11	
46		P1_2	KI2	(TRCIOB)				AN10	
47		P1_1	KI1	(TRCIOA/TRCTRG)				AN9	
48		P1_0	KI0	(TRCIOD)				AN8	
49		P0_7		(TRCIOC)				AN0/DA1	
50		P0_6		(TRCIOD)				AN1/DA0	
51		P0_5		(TRCIOB)				AN2	
52		P0_4		TREO(/TRCIOB)				AN3	
53		P0_3		(TRCIOB)	(CLK1)			AN4	
54		P0_2		(TRCIOA/TRCTRG)	(RXD1)			AN5	
55		P0_1		(TRCIOA/TRCTRG)	(TXD1)			AN6	
56		P0_0		(TRCIOA/TRCTRG)				AN7	
57		P6_4			(RXD1)				
58		P6_3			(TXD1)				
59		P6_2			(CLK1)				
60		P6_1							
61		P6_0		(TREO)					
62		P5_7		(TRGIOB)					
63		P5_6		(TRAO/TRGIOA)					
64		P3_2	(INT1/ INT2)	(TRAIO/TRGCLKB)					

<sup>1.</sup> Can be assigned to the pin in parentheses by a program.

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

# 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

# 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

## 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

## 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

## 2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

## 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

## 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

# 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h	register	Symbol	Autor Reset
0001h			
0001h			
0002h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CMO	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000En	Watchdog Timer Control Register	WDTC	00111111b
0010h	valoridog Timor Control (Cegister	WETC	001111110
0011h			
0011h			
0012h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0015h	- 1.g.: Space on one domain control register /	1100	TTTOTT OTTIPPING
0017h			
0017h			
0019h			
001Ah			
0017th			
001Ch	Count Source Protection Mode Register	CSPR	00h
001011	Godin Godios Frotocilon Modo Rogistor	00111	10000000b (3)
001Dh			100000000 (-)
001Eh			
001En			
001FII			
0020h			
002111 0022h			
0022h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0023H	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0024H	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0025H	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0020h	On-Chip Reference Voltage Control Register	OCVRETOR	0011
002711 0028h	Clock Prescaler Reset Flag	CPSRF	00h
0028h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
0029h	High-Speed On-Chip Oscillator Control Register 4  High-Speed On-Chip Oscillator Control Register 5	FRA5	When shipping
002An	High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002BH	Trigit Speed Off-Offip Osolilator Contitor Negister 0	TRAU	witeri stiippilig
002Ch			
002Dh			
002En	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
			- ''
0030h 0031h	Voltage Monitor Circuit Control Register  Voltage Monitor Circuit Edge Select Register	CMPA VCAC	00h 00h
003111 0032h	Vollage Worldon Oncoll Lage Delect Neglotel	VOAC	0011
0032h	Voltage Detect Register 1	VCA1	00001000b
0033h	Voltage Detect Register 1  Voltage Detect Register 2	VCA1	0000 1000b
003411	Vollage Deleti Negislei 2	VOAZ	
225-			00100000b <sup>(5)</sup>
0035h		.= =	
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h		<u>.</u>	
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
			1100X011b (5)
		VW1C	10001010b

## X: Undefined

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- 3. The CSPROINI bit in the OFS register is set to 0.
- 4. The LVDAS bit in the OFS register is set to 1.
- 5. The LVDAS bit in the OFS register is set to 0.



SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset
	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h	ū		000000XXb
	A/D Register 3	AD3	XXh
00C7h	7 12 1 (og)(sto) 0	1.20	000000XXb
	A/D Register 4	AD4	XXh
00C9h	77D Register 4	7.54	000000XXb
	A/D Register 5	AD5	XXh
00CBh	A/D (register 5	AD3	000000XXb
	A/D Register 6	AD6	XXh
00CDh	A/D Register 0	ADO	000000XXb
	A/D Register 7	AD7	XXh
	A/D Register /	AD7	
00CFh			000000XXb
00D0h			
00D1h			
00D2h			
00D3h			
	A/D Mode Register	ADMOD	00h
	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
	D/A1 Register	DA1	00h
00DAh			
00DBh			
	D/A Control Register	DACON	00h
00DDh	Ü		
00DEh			
00DFh			
	Port P0 Register	P0	XXh
	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
	Port P2 Register	P2	XXh
	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
	Port P3 Direction Register	PD3	00h
		P4	
	Port P4 Register		XXh
	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
	Port P5 Direction Register	PD5	00h
	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh			
	Port P8 Register	P8	XXh
00F1h			
00F2h	Port P8 Direction Register	PD8	00h
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			1
00FBh			1
00FCh			
00FDh			
00FEh 00FFh			
			1

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.11 SFR Information (11) (1)

Address	Register	Symbol	After Reset
	TC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
	TC Control Data 15	DTCD15	XXh
2CB9h	TO CONTROL Data 15	D16B13	XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			
			XXh
2CBEh			XXh
2CBFh			XXh
	TC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
	TC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
	TC Control Data 18	DTCD18	XXh
2CD1h	TO CONTROL Data To	DICDIO	XXh
2CD2h			XXh
2CD2h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h	TO 0 1 1 D 1 10	DT00.40	XXh
	TC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h D	TC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
	TC Control Data 21	DTCD21	XXh
2CE9h	. 5 555. Data 21	D10021	XXh
2CEAh			XXh
2CEBh			
			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

X: Undefined

Note

1. The blank areas are reserved and cannot be accessed by users.

Table 5.2 Recommended Operating Conditions (1)

Cumbal	Parameter			Conditions		Standard	i	Unit	
Symbol		Г	arameter		Conditions	Min.	Тур.	Max.	Onn
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					_	0	_	V
VIH	Input "H" voltage	Other th	nan CMOS ii	nput		0.8 Vcc	_	Vcc	V
		CMOS	Input level	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc		Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
				0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc		Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
		Externa	l I clock input	(XOLIT)	1.0 7 = 700 (2.17 7	1.2	_	Vcc	V
VIL	Input "L" voltage		an CMOS ii	· ,		0	_	0.2 Vcc	V
VIL	Input L voltage	CMOS	Input level		4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc ≤ 3.3 V	0		0.2 VCC	V
			function	0.00 100	$1.8 \text{ V} \le \text{VCC} < 4.0 \text{ V}$	0		0.2 VCC	V
			(I/O port)	lancet laccal and actions					V
				Input level selection: 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0		0.4 Vcc	
				0.5 VCC	2.7 V ≤ Vcc < 4.0 V	0		0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0		0.2 Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0		0.55 Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
		Externa	l clock input			0		0.4	V
IOH(sum)	Peak sum output current	"H"	Sum of all pins IOH(peak)			_	_	-160	mA
IOH(sum)	Average sum out current	put "H"	Sum of all	pins IOH(avg)		_	_	-80	mA
IOH(peak)	Peak output "H" o	urrent	Drive capa	city Low		_		-10	mΑ
			Drive capa	city High		_	_	-40	mA
IOH(avg)	Average output "I	<b>-</b> 1"	Drive capa	city Low		_	_	-5	mA
	current		Drive capa	city High		_	_	-20	mA
IOL(sum)	Peak sum output current	"L"		pins IOL(peak)		_	_	160	mA
IOL(sum)	Average sum out	put "L"	Sum of all	pins IOL(avg)		_	_	80	mA
IOL(peak)	Peak output "L" c	urrent	Drive capa	city I ow		_	_	10	mA
.oz(podit)	. can carpar 2 c		Drive capa			_	_	40	mA
IOL(avg)	Average output "L	"	Drive capa			_		5	mA
. J = (avg)	current	-	Drive capa	-		_		20	mA
f(XIN)	XIN clock input of	scillation		, i iigii	2.7 V ≤ Vcc ≤ 5.5 V			20	MHz
I(XIIV)	7.114 Glook input of	Joination	почистоу		1.8 V ≤ Vcc < 2.7 V			5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		1.8 V ≤ VCC < 2.7 V 1.8 V ≤ VCC ≤ 5.5 V		32.768	50	kHz
fOCO40M				ner RC, timer RD or	2.7 V ≤ Vcc ≤ 5.5 V	22	32.700	40	MHz
	timer RG (3)		ource for this	iei KC, iiiiei KD 0i		32			
fOCO-F	fOCO-F frequenc	у			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					$1.8~\textrm{V} \leq \textrm{Vcc} < 2.7~\textrm{V}$	_	_	5	MHz
	System clock free	quency			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					$1.8~V \leq Vcc < 2.7~V$			5	MHz
f(BCLK)	CPU clock freque	ncy			$2.7~\textrm{V} \leq \textrm{Vcc} \leq 5.5~\textrm{V}$			20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz

- 1. Vcc = 1.8 to 5.5 V and  $T_{opr} = -20$  to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC, timer RD or timer RG in the range of Vcc = 2.7 to 5.5 V.

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Cymbol	Parameter	Condition		Standard			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit	
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V	
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V	
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V	
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V	
_	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5.0 V to (Vdet0_0 - 0.1) V	_	6	150	μS	
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5		μΑ	
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μ\$	

#### Notes:

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	_	V
		Vdet1_6 to Vdet1_F selected		0.10	_	V
_	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5.0 V to (Vdet1_0 – 0.1) V	_	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>		_	_	100	μS

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and  $T_{opr}$  = -20 to 85 °C (N version)/-40 to 85 °C (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.24 Electrical Characteristics (3) [2.7 V  $\leq$  Vcc < 4.2 V]

Symbol	Parameter		Condition		S	Standard	Unit	
Symbol	Par	ameter	Conditi	Condition		Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −5 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5		Vcc	V
		XOUT		Ioн = -200 μA	1.0		Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	_		0.5	V
			Drive capacity Low	IoL = 1 mA	_	_	0.5	V
		XOUT		IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIOBO, TRDIOCO, TRDIODI, TRDIOCI, TRDIODI, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXDO, RXD1, RXD2, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V		0.1	0.4	_	V
		RESET	Vcc = 3.0 V		0.1	0.5	_	V
Іін	Input "H" current		$V_1 = 3 V, V_{CC} = 3.0 V$		_	_	4.0	μА
lıL	Input "L" current		$V_1 = 0 V, V_{CC} = 3.0 V$		_		-4.0	μΑ
RPULLUP	Pull-up resistance		$V_1 = 0 V, V_{CC} = 3.0 V$	/	42	84	168	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	8	_	МΩ
VRAM	RAM hold voltage		During stop mode		1.8		_	V

<sup>1. 2.7</sup> V ≤ Vcc < 4.2 V, Topr = −20 to 85 °C (N version)/−40 to 85 °C (D version), and f(XIN) = 10 MHz, unless otherwise specified.

## Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V, Topr = 25 °C)

Table 5.26 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	50	_	ns
twh(xout)	XOUT input "H" width	24	_	ns
twl(xout)	XOUT input "L" width	24	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
tWL(XCIN)	XCIN input "L" width	7	_	μS




Figure 5.13 External Clock Input Timing Diagram when VCC = 3 V

Table 5.27 TRAIO Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	300	_	ns
twh(traio)	TRAIO input "H" width	120	_	ns
twl(traio)	TRAIO input "L" width	120		ns




Figure 5.14 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.28 TRFI Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Uill
tc(TRFI)	TRFI input cycle time	1200 <sup>(1)</sup>	_	ns
twh(TRFI)	TRFI input "H" width	600 (2)	_	ns
tWL(TRFI)	TRFI input "L" width	600 (2)	_	ns

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency  $\times$  3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.15 TRFI Input Timing Diagram when Vcc = 3 V

Table 5.31 Electrical Characteristics (5) [1.8 V  $\leq$  VCC < 2.7 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity Low	IOH = −1 mA	Vcc - 0.5		Vcc	V
		XOUT		IoH = -200 μA	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	_		0.5	V
			Drive capacity Low	IoL = 1 mA	_	_	0.5	V
		XOUT		IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	NTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAI, TRDIOCI, TRDIOCI, TRDIOCI, TRCICA, TRGIOA, TRGIOA, TRGIOA, TRGIOA, TRGIOA, RXDO, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.20	_	V
Iн	Input "H" current		$V_1 = 2.2 \text{ V}, \text{ Vcc} = 2.2 \text{ V}$	2 V	_	_	4.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 2.2 V	V	_	_	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 V	V	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	МΩ
RfXCIN	Feedback resistance	XCIN			_	8	_	MΩ
VRAM	RAM hold voltage		During stop mode		1.8		_	V

<sup>1.</sup>  $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$ ,  $\text{Topr} = -20 \text{ to } 85 ^{\circ}\text{C}$  (N version)/ $-40 \text{ to } 85 ^{\circ}\text{C}$  (D version), and f(XIN) = 5 MHz, unless otherwise specified.

## Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V, Topr = 25 °C)

Table 5.33 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(XOUT)	XOUT input cycle time	200	_	ns
twh(xout)	XOUT input "H" width	90	_	ns
tWL(XOUT)	XOUT input "L" width	90	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
tWL(XCIN)	XCIN input "L" width	7	_	μS




Figure 5.18 External Clock Input Timing Diagram when VCC = 2.2 V

Table 5.34 TRAIO Input

Symbol	Parameter	Stan	Unit	
	raidilletei	Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	500	_	ns
twh(traio)	TRAIO input "H" width	200	_	ns
tWL(TRAIO)	TRAIO input "L" width	200	_	ns




Figure 5.19 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.35 TRFI Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TRFI)	TRFI input cycle time	2000 (1)	_	ns
twh(TRFI)	TRFI input "H" width	1000 (2)	_	ns
tWL(TRFI)	TRFI input "L" width	1000 (2)	_	ns

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.





Figure 5.20 TRFI Input Timing Diagram when Vcc = 2.2 V

R8C/36C Group Package Dimensions

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

## 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



# SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141