



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136ccdfa-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136ccdfa-u0</a>

**Table 1.6 Pin Name Information by Pin Number (2)**

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
40		P4_5	INT0		(RXD2/SCL2)			ADTRG
41		P1_7	INT1	(TRAIO)				IVCMP1
42		P1_6			(CLK0)			IVREF1
43		P1_5	(INT1)	(TRAIO)	(RXD0)			
44		P1_4		(TRCCLK)	(TXD0)			
45		P1_3	$\overline{KI3}$	TRBO (/TRCIOC)				AN11
46		P1_2	$\overline{KI2}$	(TRCIOB)				AN10
47		P1_1	$\overline{KI1}$	(TRCIOA/TRCTRG)				AN9
48		P1_0	$\overline{KI0}$	(TRCIOD)				AN8
49		P0_7		(TRCIOC)				AN0/DA1
50		P0_6		(TRCIOD)				AN1/DA0
51		P0_5		(TRCIOB)				AN2
52		P0_4		TREO/(TRCIOB)				AN3
53		P0_3		(TRCIOB)	(CLK1)			AN4
54		P0_2		(TRCIOA/TRCTRG)	(RXD1)			AN5
55		P0_1		(TRCIOA/TRCTRG)	(TXD1)			AN6
56		P0_0		(TRCIOA/TRCTRG)				AN7
57		P6_4			(RXD1)			
58		P6_3			(TXD1)			
59		P6_2			(CLK1)			
60		P6_1						
61		P6_0		(TREO)				
62		P5_7		(TRGIOB)				
63		P5_6		(TRAO/TRGIOA)				
64		P3_2	(INT1/ INT2)	(TRAIO/TRGCLKB)				

Note:

1. Can be assigned to the pin in parentheses by a program.

## 1.5 Pin Functions

Tables 1.7 and 1.8 list Pin Functions.

**Table 1.7 Pin Functions (1)**

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	—	Apply 1.8 to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	—	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O.
XIN clock output	XOUT	I/O	Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. (1) To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O.
XCIN clock output	XCOUT	O	Connect a crystal oscillator between the XCIN and XCOUT pins. (1) To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	O	Timer RA output pin.
Timer RB	TRBO	O	Timer RB output pin.
Timer RC	TRCCLK	I	External clock input pin.
	TRCTRG	I	External trigger input pin.
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins.
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins.
	TRDCLK	I	External clock input pin.
Timer RE	TREO	O	Divided clock output pin.
Timer RF	TRFO00, TRFO10, TRFO01, TRFO11, TRFO02, TRFO12	O	Timer RF output pins.
	TRFI	I	Timer RF input pin.
Timer RG	TRGIOA, TRGIOB	I/O	Timer RG I/O ports.
	TRGCLKA, TRGCLKB	I	External clock input pins.
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins.
	RXD0, RXD1, RXD2	I	Serial data input pins.
	TXD0, TXD1, TXD2	O	Serial data output pins.
	CTS2	I	Transmission control input pin.
	RTS2	O	Reception control output pin.
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin.
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin.

I: Input      O: Output      I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.


### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

**Figure 3.1** Memory Map of R8C/36C Group

**Table 4.5 SFR Information (5) (1)**

Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h 00h
0127h			
0128h	Timer RC General Register A	TRCGRA	FFh FFh
0129h			
012Ah	Timer RC General Register B	TRCGRB	FFh FFh
012Bh			
012Ch	Timer RC General Register C	TRCGRC	FFh FFh
012Dh			
012Eh	Timer RC General Register D	TRCGRD	FFh FFh
012Fh			
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h	Timer RD Control Expansion Register	TRDECR	00h
0136h	Timer RD Trigger Control Register	TRDADCR	00h
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.8 SFR Information (8) (1)**

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh XXh 0000XXXXb
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh XXh 0000XXXXb
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h	Pull-Up Control Register 2	PUR2	00h
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECb			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h	Drive Capacity Control Register 2	DRR2	00h
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCb	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.10 SFR Information (10)<sup>(1)</sup>**

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.11 SFR Information (11) (1)**

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDCb			XXh
2CDCCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 5.2 Recommended Operating Conditions (1)**

Symbol	Parameter	Conditions	Standard			Unit	
			Min.	Typ.	Max.		
Vcc/AVcc	Supply voltage		1.8	—	5.5	V	
Vss/AVss	Supply voltage		—	0	—	V	
ViH	Input "H" voltage	Other than CMOS input			0.8 Vcc	Vcc	
		CMOS input	Input level selection: 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	Vcc	
				2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	Vcc	
				1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	Vcc	
		Input level selection: 0.5 Vcc		4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	Vcc	
				2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	Vcc	
				1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	Vcc	
		Input level selection: 0.7 Vcc		4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	Vcc	
				2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	Vcc	
				1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	Vcc	
VIL	Input "L" voltage	External clock input (XOUT)			1.2	Vcc	
		Other than CMOS input			0	0.2 Vcc	
		CMOS input	Input level selection: 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	0.2 Vcc	
				2.7 V ≤ Vcc < 4.0 V	0	0.2 Vcc	
				1.8 V ≤ Vcc < 2.7 V	0	0.2 Vcc	
		Input level selection: 0.5 Vcc		4.0 V ≤ Vcc ≤ 5.5 V	0	0.4 Vcc	
				2.7 V ≤ Vcc < 4.0 V	0	0.3 Vcc	
				1.8 V ≤ Vcc < 2.7 V	0	0.2 Vcc	
		Input level selection: 0.7 Vcc		4.0 V ≤ Vcc ≤ 5.5 V	0	0.55 Vcc	
				2.7 V ≤ Vcc < 4.0 V	0	0.45 Vcc	
				1.8 V ≤ Vcc < 2.7 V	0	0.35 Vcc	
I <sub>OH</sub> (sum)	Peak sum output "H" current	External clock input (XOUT)			0	0.4	
		Sum of all pins I <sub>OH</sub> (peak)			—	mA	
	Average sum output "H" current	Sum of all pins I <sub>OH</sub> (avg)			—	mA	
					—	mA	
	I <sub>OH</sub> (peak)	Peak output "H" current	Drive capacity Low			—	
			Drive capacity High			—	
	I <sub>OH</sub> (avg)	Average output "H" current	Drive capacity Low			—	
			Drive capacity High			—	
	I <sub>OL</sub> (sum)	Peak sum output "L" current		Sum of all pins I <sub>OL</sub> (peak)			
	I <sub>OL</sub> (sum)	Average sum output "L" current		Sum of all pins I <sub>OL</sub> (avg)			
I <sub>OL</sub> (peak)	Peak output "L" current	Drive capacity Low			—	mA	
		Drive capacity High			—	mA	
I <sub>OL</sub> (avg)	Average output "L" current	Drive capacity Low			—	mA	
		Drive capacity High			—	mA	
f(XIN)	XIN clock input oscillation frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	5 MHz	
f(XCIN)	XCIN clock input oscillation frequency			1.8 V ≤ Vcc ≤ 5.5 V	—	32.768 kHz	
fOCO40M	When used as the count source for timer RC, timer RD or timer RG (3)			2.7 V ≤ Vcc ≤ 5.5 V	32	MHz	
FOCO-F	FOCO-F frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	5 MHz	
—	System clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	5 MHz	
f(BCLK)	CPU clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	5 MHz	

Notes:

1. Vcc = 1.8 to 5.5 V and T<sub>opr</sub> = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. fOCO40M can be used as the count source for timer RC, timer RD or timer RG in the range of Vcc = 2.7 to 5.5 V.

**Table 5.6 Flash Memory (Program ROM) Electrical Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance (2)		1,000 <sup>(3)</sup>	—	—	times
—	Byte program time		—	80	500	μs
—	Block erase time		—	0.3	—	s
td(SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	μs
—	Time from suspend until erase restart		—	—	30 + CPU clock × 1 cycle	μs
td(CMDRST-READY)	Time from when command is forcibly stopped until reading is enabled		—	—	30 + CPU clock × 1 cycle	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		0	—	60	°C
—	Data hold time (7)	Ambient temperature = 55 °C	20	—	—	year

## Notes:


1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60 °C, unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance (2)		10,000 (3)	—	—	times
—	Byte program time (program/erase endurance $\leq$ 1,000 times)		—	160	1500	$\mu\text{s}$
—	Byte program time (program/erase endurance $>$ 1,000 times)		—	300	1500	$\mu\text{s}$
—	Block erase time (program/erase endurance $\leq$ 1,000 times)		—	0.2	1	s
—	Block erase time (program/erase endurance $>$ 1,000 times)		—	0.3	1	s
td(SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock $\times$ 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	$\mu\text{s}$
—	Time from suspend until erase restart		—	—	30 + CPU clock $\times$ 1 cycle	$\mu\text{s}$
td(CMDRST-READY)	Time from when command is forcibly stopped until reading is enabled		—	—	30 + CPU clock $\times$ 1 cycle	$\mu\text{s}$
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		-20 (7)	—	85	$^{\circ}\text{C}$
—	Data hold time (8)	Ambient temperature = 55 $^{\circ}\text{C}$	20	—	—	year

## Notes:

1.  $V_{CC} = 2.7$  to 5.5 V and  $T_{opr} = -20$  to 85  $^{\circ}\text{C}$  (N version)/-40 to 85  $^{\circ}\text{C}$  (D version), unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n ( $n = 10,000$ ), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. -40  $^{\circ}\text{C}$  for D version.
8. The data hold time includes time that the power supply is off or the clock is not supplied.

**Figure 5.2 Time delay until Suspend**

**Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tsUCYC	SSCK clock cycle time		4	—	—	tcYC (2)
tH1	SSCK clock "H" width		0.4	—	0.6	tsUCYC
tL0	SSCK clock "L" width		0.4	—	0.6	tsUCYC
tRISE	SSCK clock rising time	Master	—	—	1	tcYC (2)
		Slave	—	—	1	μs
tFALL	SSCK clock falling time	Master	—	—	1	tcYC (2)
		Slave	—	—	1	μs
tsu	SSO, SSI data input setup time		100	—	—	ns
tH	SSO, SSI data input hold time		1	—	—	tcYC (2)
tLEAD	SCS setup time	Slave	1tcYC + 50	—	—	ns
tLAG	SCS hold time	Slave	1tcYC + 50	—	—	ns
tOD	SSO, SSI data output delay time		—	—	1	tcYC (2)
tsA	SSI slave access time	2.7 V ≤ Vcc ≤ 5.5 V	—	—	1.5tcYC + 100	ns
		1.8 V ≤ Vcc < 2.7 V	—	—	1.5tcYC + 200	ns
tOR	SSI slave out open time	2.7 V ≤ Vcc ≤ 5.5 V	—	—	1.5tcYC + 100	ns
		1.8 V ≤ Vcc < 2.7 V	—	—	1.5tcYC + 200	ns

Notes:


1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and T<sub>opr</sub> = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
2. 1tcYC = 1/f<sub>1</sub>(s)

**Table 5.16 Timing Requirements of I<sup>2</sup>C bus Interface**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tcyc + 600 (2)	—	—	ns
tsCLH	SCL input "H" width		3tcyc + 300 (2)	—	—	ns
tsCLL	SCL input "L" width		5tcyc + 500 (2)	—	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tcyc (2)	ns
tBUF	SDA input bus-free time		5tcyc (2)	—	—	ns
tSTAH	Start condition input hold time		3tcyc (2)	—	—	ns
tSTAS	Retransmit start condition input setup time		3tcyc (2)	—	—	ns
tSTOP	Stop condition input setup time		3tcyc (2)	—	—	ns
tSDAS	Data input setup time		1tcyc + 40 (2)	—	—	ns
tSDAH	Data input hold time		10	—	—	ns

Notes:


1. V<sub>CC</sub> = 1.8 to 5.5 V, V<sub>SS</sub> = 0 V, and T<sub>OPR</sub> = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
2. 1tcyc = 1/f<sub>1</sub>(s)

**Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface**

**Timing requirements (Unless Otherwise Specified: V<sub>CC</sub> = 3 V, V<sub>SS</sub> = 0 V, T<sub>OPR</sub> = 25 °C)**

**Table 5.26 External Clock Input (XOUT, XCIN)**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (XOUT)	XOUT input cycle time	50	—	ns
t <sub>WH</sub> (XOUT)	XOUT input "H" width	24	—	ns
t <sub>WL</sub> (XOUT)	XOUT input "L" width	24	—	ns
t <sub>c</sub> (XCIN)	XCIN input cycle time	14	—	μs
t <sub>WH</sub> (XCIN)	XCIN input "H" width	7	—	μs
t <sub>WL</sub> (XCIN)	XCIN input "L" width	7	—	μs



**Figure 5.13 External Clock Input Timing Diagram when V<sub>CC</sub> = 3 V**

**Table 5.27 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TRAIO)	TRAIO input cycle time	300	—	ns
t <sub>WH</sub> (TRAIO)	TRAIO input "H" width	120	—	ns
t <sub>WL</sub> (TRAIO)	TRAIO input "L" width	120	—	ns




**Figure 5.14 TRAIO Input Timing Diagram when V<sub>CC</sub> = 3 V**

**Table 5.28 TRFI Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TRFI)	TRFI input cycle time	1200 <sup>(1)</sup>	—	ns
t <sub>WH</sub> (TRFI)	TRFI input "H" width	600 <sup>(2)</sup>	—	ns
t <sub>WL</sub> (TRFI)	TRFI input "L" width	600 <sup>(2)</sup>	—	ns

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.



**Figure 5.15 TRFI Input Timing Diagram when V<sub>CC</sub> = 3 V**

**Table 5.31 Electrical Characteristics (5) [1.8 V ≤ Vcc < 2.7 V]**

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
VOH	Output "H" voltage	Other than XOUT	Drive capacity High	I <sub>OH</sub> = -2 mA	Vcc - 0.5	—	Vcc	V
			Drive capacity Low	I <sub>OH</sub> = -1 mA	Vcc - 0.5	—	Vcc	V
		XOUT		I <sub>OH</sub> = -200 μA	1.0	—	Vcc	V
VOL	Output "L" voltage	Other than XOUT	Drive capacity High	I <sub>OL</sub> = 2 mA	—	—	0.5	V
			Drive capacity Low	I <sub>OL</sub> = 1 mA	—	—	0.5	V
		XOUT		I <sub>OL</sub> = 200 μA	—	—	0.5	V
VT+VT-	Hysteresis	NT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO				0.05	0.20	—
		RESET			0.05	0.20	—	V
I <sub>IH</sub>	Input "H" current		VI = 2.2 V, Vcc = 2.2 V		—	—	4.0	μA
I <sub>IL</sub>	Input "L" current		VI = 0 V, Vcc = 2.2 V		—	—	-4.0	μA
R <sub>PULLUP</sub>	Pull-up resistance		VI = 0 V, Vcc = 2.2 V		70	140	300	kΩ
R <sub>IXIN</sub>	Feedback resistance	XIN			—	0.3	—	MΩ
R <sub>XCIN</sub>	Feedback resistance	XCIN			—	8	—	MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode		1.8	—	—	V


Note:

- 1.8 V ≤ Vcc < 2.7 V, T<sub>opr</sub> = -20 to 85 °C (N version)/-40 to 85 °C (D version), and f(XIN) = 5 MHz, unless otherwise specified.

**Timing requirements (Unless Otherwise Specified: V<sub>CC</sub> = 2.2 V, V<sub>SS</sub> = 0 V, T<sub>OPR</sub> = 25 °C)**

**Table 5.33 External Clock Input (XOUT, XCIN)**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (XOUT)	XOUT input cycle time	200	—	ns
t <sub>WH</sub> (XOUT)	XOUT input "H" width	90	—	ns
t <sub>WL</sub> (XOUT)	XOUT input "L" width	90	—	ns
t <sub>c</sub> (XCIN)	XCIN input cycle time	14	—	μs
t <sub>WH</sub> (XCIN)	XCIN input "H" width	7	—	μs
t <sub>WL</sub> (XCIN)	XCIN input "L" width	7	—	μs



**Figure 5.18 External Clock Input Timing Diagram when V<sub>CC</sub> = 2.2 V**

**Table 5.34 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TRAIO)	TRAIO input cycle time	500	—	ns
t <sub>WH</sub> (TRAIO)	TRAIO input "H" width	200	—	ns
t <sub>WL</sub> (TRAIO)	TRAIO input "L" width	200	—	ns




**Figure 5.19 TRAIO Input Timing Diagram when V<sub>CC</sub> = 2.2 V**

**Table 5.35 TRFI Input**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TRFI)	TRFI input cycle time	2000 (1)	—	ns
t <sub>WH</sub> (TRFI)	TRFI input "H" width	1000 (2)	—	ns
t <sub>WL</sub> (TRFI)	TRFI input "L" width	1000 (2)	—	ns


Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.



**Figure 5.20 TRFI Input Timing Diagram when V<sub>CC</sub> = 2.2 V**





REVISION HISTORY		R8C/36C Group Datasheet	
Rev.	Date	Description	
		Page	Summary
0.01	Oct 30, 2009	—	First Edition issued
1.00	Nov 02, 2010	All pages 4 28 to 54	“Preliminary”, “Under development” deleted Table 1.3 revised “5. Electrical Characteristics” added
1.10	Nov 02, 2010	— 3 4 and 5 6 8 17 33 47 51 55 59	TN-R8C-A015A/E reflected Table 1.2 “Timer RG” and “Package” revised Tables 1.3 and 1.4 revised Figure 1.1 revised Figure 1.3 “PTQP0064LB-A” added Figure 3.1 “Part Number” revised Table 5.3 “tCONV”, “tSAMP” revised Table 5.21 revised Table 5.28 revised Table 5.35 revised Package (PTQP0064LB-A) added

All trademarks and registered trademarks are the property of their respective owners.