



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324lj6t6
Supplier Device Package	-
Package / Case	44-LQFP
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Oscillator Type	Internal
Data Converters	A/D 12x10b
Voltage - Supply (Vcc/Vdd)	2.85V ~ 3.6V
RAM Size	1K x 8
EEPROM Size	-
Program Memory Type	FLASH
Program Memory Size	32KB (32K x 8)
Number of I/O	32
Peripherals	POR, PWM, WDT
Connectivity	SCI, SPI
Speed	8MHz
Core Size	8-Bit
Core Processor	ST7
Product Status	Obsolete
Details	

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents


1 DESC	CRIPTION	6
	DESCRIPTION	
	ISTER & MEMORY MAP	
4 FLAS	SH PROGRAM MEMORY	
4.1	INTRODUCTION	
4.2	MAIN FEATURES	17
4.3	STRUCTURE	17
	4.3.1 Read-out Protection	
4.4	ICC INTERFACE	
4.5	ICP (IN-CIRCUIT PROGRAMMING)	
4.6	IAP (IN-APPLICATION PROGRAMMING)	19
4.7	RELATED DOCUMENTATION	19
	4.7.1 Register Description	
	TRAL PROCESSING UNIT	
5.1	INTRODUCTION	
5.2	MAIN FEATURES	
5.3	CPU REGISTERS	
6 SUP	PLY, RESET AND CLOCK MANAGEMENT	
6.1	PHASE LOCKED LOOP	
6.2	MULTI-OSCILLATOR (MO)	
6.3	RESET SEQUENCE MANAGER (RSM)	25
	6.3.1 Introduction	
	6.3.2 Asynchronous External RESET pin	
	6.3.3 External Power-On RESET	
7 INTE	RRUPTS	
7.1	INTRODUCTION	
7.2	MASKING AND PROCESSING FLOW	
7.3	INTERRUPTS AND LOW POWER MODES	
7.4	CONCURRENT & NESTED MANAGEMENT	
7.5	INTERRUPT REGISTER DESCRIPTION	
7.5		
7.0	7.6.1 I/O Port Interrupt Sensitivity	
7.7	EXTERNAL INTERRUPT CONTROL REGISTER (EICR)	
	/ER SAVING MODES	
8.1	INTRODUCTION	
8.2	SLOW MODE	
8.3	WAIT MODE	
8.4	ACTIVE-HALT AND HALT MODES	
0.4	8.4.1 ACTIVE-HALT MODE	-
	8.4.2 HALT MODE	
9 I/O P	ORTS	
9.1	INTRODUCTION	40

Table of Contents

10.5.3 General Description	84
10.5.4 Functional Description	
10.5.5 Low Power Modes	
10.5.6 Interrupts	
10.5.7 Register Description	
10.6 10-BIT A/D CONVERTER (ADC)	
10.6.1 Introduction	
10.6.2 Main Features	
10.6.3 Functional Description	
10.6.4 Low Power Modes	
10.6.5 Interrupts	
10.6.6 Register Description	
11 INSTRUCTION SET	
11.1 CPU ADDRESSING MODES	
11.1.1 Inherent	
11.1.2 Immediate	
11.1.3 Direct	
11.1.4 Indexed (No Offset, Short, Long)	
11.1.5 Indirect (Short, Long)	
11.1.6 Indirect Indexed (Short, Long)	
11.1.7 Relative mode (Direct, Indirect)	
11.2 INSTRUCTION GROUPS	
12 ELECTRICAL CHARACTERISTICS	110
12.1 PARAMETER CONDITIONS	110
12.1.1 Minimum and Maximum values	110
12.1.2 Typical values	
12.1.3 Typical curves	
12.1.4 Loading capacitor	
12.1.5 Pin input voltage	
12.2 ABSOLUTE MAXIMUM RATINGS	
12.2.1 Voltage Characteristics	111
12.2.2 Current Characteristics	
12.2.3 Thermal Characteristics	
12.3 OPERATING CONDITIONS	
12.4 SUPPLY CURRENT CHARACTERISTICS	
12.4.1 CURRENT CONSUMPTION	
12.4.2 Supply and Clock Managers	
12.4.3 On-Chip Peripherals	
12.5 CLOCK AND TIMING CHARACTERISTICS	
12.5.1 General Timings	
12.5.2 External Clock Source	
12.5.3 Crystal and Ceramic Resonator Oscillators	
12.5.4 RC Oscillators	
12.5.5 PLL Characteristics	
12.6 MEMORY CHARACTERISTICS	120
12.6.1 RAM and Hardware Registers	120
12.6.2 FLASH Memory	120

16-bit read sequence: (from either the Counter Register or the Alternate Counter Register).

Beginning of the sequence



Sequence completed

The user must read the MS Byte first, then the LS Byte value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MS Byte several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LS Byte of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
 - TOIE bit of the CR1 register is set and
 - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

- 1. Reading the SR register while the TOF bit is set.
- 2. An access (read or write) to the CLR register.

Notes: The TOF bit is not cleared by accesses to ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by WAIT mode.

In HALT mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a Reset).

10.3.3.2 External Clock

The external clock (where available) is selected if CC0=1 and CC1=1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronized with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

Figure 33. Counter Timing Diagram, internal clock divided by 2




Figure 34. Counter Timing Diagram, internal clock divided by 4





Figure 35. Counter Timing Diagram, internal clock divided by 8



Note: The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.

56/154

Figure 36. Input Capture Block Diagram





Figure 37. Input Capture Timing Diagram



Notes:

- After a processor write cycle to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
- 2. If the OCiE bit is not set, the OCMPi pin is a general I/O port and the OLVLi bit will not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
- When the timer clock is f_{CPU}/2, OCFi and OCMPi are set while the counter value equals the OC/R register value (see Figure 39 on page 61). This behaviour is the same in OPM or PWM mode.
 - When the timer clock is f_{CPU}/4, f_{CPU}/8 or in external clock mode, OCF*i* and OCMP*i* are set while the counter value equals the OC*i*R register value plus 1 (see Figure 40 on page 61).
- The output compare functions can be used both for generating external events on the OCMPi pins even if the input capture mode is also used.
- 5. The value in the 16-bit OCiR register and the OLVi bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.


6. In Flash devices, the TAOC2HR, TAOC2LR registers are "write only" in Timer A. The corresponding event cannot be generated (OCF2 is forced by hardware to 0).

Forced Compare Output capability

When the FOLVi bit is set by software, the OLVi bit is copied to the OCMPi pin. The OLVi bit has to be toggled in order to toggle the OCMPi pin when it is enabled (OCiE bit=1). The OCFi bit is then not set by hardware, and thus no interrupt request is generated.

The FOLVL*i* bits have no effect in both one pulse mode and PWM mode.

Figure 38. Output Compare Block Diagram



10.3.3.5 One Pulse Mode


One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The one pulse mode uses the Input Capture1 function and the Output Compare1 function.

Procedure:

To use one pulse mode:

- Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
- 2. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
 - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- 3. Select the following in the CR2 register:
 - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 function.
 - Set the OPM bit.
 - Select the timer clock CC[1:0] (see Table 17 Clock Control Bits).



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the ICiLR register.

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OC_{i}R Value = \frac{t * f_{CPU}}{PRESC} - 5$$

Where:

= Pulse period (in seconds)

 $f_{CPU} = CPU$ clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see Table 17 Clock Control Bits)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{EXT} - 5$$

Where:

t = Pulse period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (See Figure 41).

- 1. The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an Output Compare interrupt.
- When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
- 3. If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.
- 4. The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
- 5. When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.
- In Flash devices, Timer A OCF2 bit is forced by hardware to 0.

Figure 41. One Pulse Mode Timing Example





Figure 42. Pulse Width Modulation Mode Timing Example with 2 Output Compare Functions



10.3.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.


Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).

Procedure

To use pulse width modulation mode:

- Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1=0 and OLVL2=1) using the formula in the opposite column.
- 3. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register.
- 4. Select the following in the CR2 register:
 - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
 - Set the PWM bit.
 - Select the timer clock (CC[1:0]) (see Table 17 Clock Control Bits).



If OLVL1=1 and OLVL2=0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.

The OCiR register value required for a specific timing application can be calculated using the following formula:

$$OCiR Value = \frac{t * f_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds)

 $f_{CPU} = CPU$ clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 17)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{EXT} - 5$$

Where:

t = Signal or pulse period (in seconds)

f_{EXT} = External timer clock frequency (in hertz) The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 42)

- After a write instruction to the OC/HR register, the output compare function is inhibited until the OC/LR register is also written.
- 2. The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
- The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared
- 4. In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
- When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
- In Flash devices, the TAOC2HR, TAOC2LR registers in Timer A are "write only". A read operation returns an undefined value.
- 7. In Flash devices, the ICAP2 registers (TAIC2HR, TAIC2LR) are not available in Timer A. The ICF2 bit is forced by hardware to 0.

ALTERNATE COUNTER HIGH REGISTER (ACHR)

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7				0	
MSB				LSB	

ALTERNATE COUNTER LOW REGISTER (ACLR)

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.

7				0
MSB				LSB

INPUT CAPTURE 2 HIGH REGISTER (IC2HR)

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

Note: In Flash devices, this register is not implemented for Timer A.

INPUT CAPTURE 2 LOW REGISTER (IC2LR)

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the Input Capture 2 event).

7				0	
MSB				LSB	

Note: In Flash devices, this register is not implemented for Timer A.

SERIAL PERIPHERAL INTERFACE (Cont'd)

10.4.3.1 Functional Description

A basic example of interconnections between a single master and a single slave is illustrated in Figure 44.

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).


The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device re-

sponds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see Figure 47) but master and slave must be programmed with the same timing mode.

Figure 44. Single Master/ Single Slave Application



SERIAL PERIPHERAL INTERFACE (Cont'd)

10.4.3.2 Slave Select Management

As an alternative to using the \overline{SS} pin to control the Slave Select signal, the application can choose to manage the Slave Select signal by software. This is configured by the SSM bit in the SPICSR register (see Figure 46)

In software management, the external \overline{SS} pin is free for other application uses and the internal \overline{SS} signal level is driven by writing to the SSI bit in the SPICSR register.

In Master mode:

SS internal must be held high continuously

In Slave Mode:

There are two cases depending on the data/clock timing relationship (see Figure 45):

If CPHA=1 (data latched on 2nd clock edge):

SS internal must be held low during the entire transmission. This implies that in single slave applications the SS pin either can be tied to V_{SS}, or made free for standard I/O by managing the SS function by software (SSM= 1 and SSI=0 in the in the SPICSR register)

If CPHA=0 (data latched on 1st clock edge):

SS internal must be held low during byte transmission and pulled high between each byte to allow the slave to write to the shift register. If SS is not pulled high, a Write Collision error will occur when the slave writes to the shift register (see Section 10.4.5.3).

Figure 45. Generic SS Timing Diagram





Figure 46. Hardware/Software Slave Select Management



SERIAL PERIPHERAL INTERFACE (Cont'd)

CONTROL/STATUS REGISTER (SPICSR)

Read/Write (some bits Read Only) Reset Value: 0000 0000 (00h)

7							0
SPIF	WCOL	OVR	MODF	-	SOD	SSM	SSI

Bit 7 = **SPIF** Serial Peripheral Data Transfer Flag (Read only).

This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE=1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).

- 0: Data transfer is in progress or the flag has been cleared.
- 1: Data transfer between the device and an external device has been completed.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Bit 6 = **WCOL** Write Collision status (Read only). This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see Figure 48).

0: No write collision occurred

1: A write collision has been detected

Bit 5 = OVR SPI Overrun error (Read only).

This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (See Section 10.4.5.2). An interrupt is generated if SPIE = 1 in SPICR register. The OVR bit is cleared by software reading the SPICSR register.

0: No overrun error

1: Overrun error detected

Bit 4 = **MODF** Mode Fault flag (Read only).

This bit is set by hardware when the SS pin is pulled low in master mode (see Section 10.4.5.1 Master Mode Fault (MODF)). An SPI interrupt can be generated if SPIE=1 in the SPICR register. This bit is cleared by a software sequence (An access to the SPICSR register while MODF=1 followed by a write to the SPICR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bit 3 = Reserved, must be kept cleared.

Bit 2 = SOD SPI Output Disable.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode)

0: SPI output enabled (if SPE=1)

1: SPI output disabled

Bit $1 = SSM \overline{SS}$ Management.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See Section 10.4.3.2 Slave Select Management.

- 0: Hardware management (SS managed by external pin)
- 1: Software management (internal SS signal controlled by SSI bit. External SS pin free for general-purpose I/O)

Bit $0 = SSI \overline{SS}$ Internal Mode.

This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the \overline{SS} slave select signal when the SSM bit is set.

0: Slave selected

1: Slave deselected

DATA I/O REGISTER (SPIDR)

Read/Write

Reset Value: Undefined

7							0
D7	D6	D5	D4	D3	D2	D1	D0

The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

Notes: During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Warning: A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see Figure 43).

SERIAL COMMUNICATIONS INTERFACE (Cont'd) EXTENDED RECEIVE PRESCALER DIVISION REGISTER (SCIERPR)

Read/Write

Reset Value: 0000 0000 (00h)

Allows setting of the Extended Prescaler rate division factor for the receive circuit.

7							0
ERPR							
7	6	5	4	3	2	1	0

Bits 7:0 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 52) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)

Read/Write

Reset Value:0000 0000 (00h)

Allows setting of the External Prescaler rate division factor for the transmit circuit.

7							0
ETPR							
7	6	5	4	3	2	1	0

Bits 7:0 = **ETPR[7:0]** 8-bit Extended Transmit Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 52) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

Table 22. Baudrate Selection

			Cor	nditions		Baud		
Symbol	Parameter	f _{CPU}	Accuracy vs Standard	Prescaler	Standard	Rate	Unit	
f _{Tx}	Communication frequency	8 MHz	~0.16%	Conventional Mode TR (or RR)=128, PR=13 TR (or RR)= 32, PR=13 TR (or RR)= 16, PR=13 TR (or RR)= 8, PR=13 TR (or RR)= 4, PR=13 TR (or RR)= 16, PR= 3 TR (or RR)= 2, PR=13 TR (or RR)= 1, PR=13	19200	~1201.92 ~2403.84 ~4807.69	Hz	
			~0.79%	Extended Mode ETPR (or ERPR) = 35, TR (or RR)= 1, PR=1	14400	~14285.71		

INSTRUCTION SET OVERVIEW (Cont'd)

Mnemo	Description	Function/Example	Dst	Src
ADC	Add with Carry	A = A + M + C	Α	М
ADD	Addition	A = A + M	Α	М
AND	Logical And	A = A . M	Α	М
BCP	Bit compare A, Memory	tst (A . M)	Α	М
BRES	Bit Reset	bres Byte, #3	М	
BSET	Bit Set	bset Byte, #3	М	
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М	
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М	
CALL	Call subroutine			
CALLR	Call subroutine relative			
CLR	Clear		reg, M	
СР	Arithmetic Compare	tst(Reg - M)	reg	М
CPL	One Complement	A = FFH-A	reg, M	
DEC	Decrement	dec Y	reg, M	
HALT	Halt			
IRET	Interrupt routine return	Pop CC, A, X, PC		
INC	Increment	inc X	reg, M	
JP	Absolute Jump	jp [TBL.w]		
JRA	Jump relative always			
JRT	Jump relative			
JRF	Never jump	jrf *		
JRIH	Jump if ext. INT pin = 1	(ext. INT pin high)		
JRIL	Jump if ext. INT pin = 0	(ext. INT pin low)		
JRH	Jump if H = 1	H = 1 ?		
JRNH	Jump if H = 0	H = 0 ?		
JRM	Jump if I1:0 = 11	I1:0 = 11 ?		
JRNM	Jump if I1:0 <> 11	l1:0 <> 11 ?		
JRMI	Jump if N = 1 (minus)	N = 1 ?		
JRPL	Jump if N = 0 (plus)	N = 0 ?		
JREQ	Jump if Z = 1 (equal)	Z = 1 ?		
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?		
JRC	Jump if C = 1	C = 1 ?		
JRNC	Jump if C = 0	C = 0 ?		
JRULT	Jump if C = 1	Unsigned <		
JRUGE	Jump if C = 0	Jmp if unsigned >=		
JRUGT	Jump if $(C + Z = 0)$	Unsigned >		

l1	Н	10	N	Z	С
	Н		N	Z Z	с о
	Н		N	Z	С
			N	Z	
			N	Z	
					С
					С
			0	1	
			N	Z	С
			N	Z	1
			N	Z	
1		0			
l1	Н	10	N	Z	С
			N	Z	
	<u> </u>	L	!	<u> </u>	

*5*7

12.2.3 Thermal Characteristics


Symbol	Ratings	Value	Unit	
T _{STG}	Storage temperature range	-65 to +150	°C	
T _J	Maximum junction temperature (see Section 13.2 THERMAL CHARACTERISTICS)			

12.3 OPERATING CONDITIONS

Symbol	Parameter	Conditions		Max	Unit
f Internal deal for many		ADC not used	0	8	MUZ
f _{CPU}	Internal clock frequency	f _{ADC} max = 1 MHz.	0	4	MHz
	Operating Voltage (ROM versions)		2.85	3.6	V
V_{DD}	Operating Voltage (Flash versions)	V _{PP} = 11.4 to 12.6V (for Write/ Erase operation)	2.85	3.6	V
		1 Suffix Version	0	70	
T _A	Ambient temperature range	5 Suffix Version	-10	85	°C
		6 Suffix Version	-40	85	

Warning: Do not connect 12V to V_{PP} before V_{DD} is powered on, as this may damage the device.

Figure 57. f_{CPU} Max Versus V_{DD}



12.4 SUPPLY CURRENT CHARACTERISTICS

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode for which the clock is stopped).

12.4.1 CURRENT CONSUMPTION

Symbol	Parameter	Conditions	Flash Devices		ROM Devices		Unit
Symbol	Farameter	Conditions		Max 1)	Тур	Max 1)	Onn
	Supply current in RUN mode 2)	$\begin{array}{l} f_{OSC} = 2 \text{MHz}, \ f_{CPU} = 1 \text{MHz} \\ f_{OSC} = 4 \text{MHz}, \ f_{CPU} = 2 \text{MHz} \\ f_{OSC} = 8 \text{MHz}, \ f_{CPU} = 4 \text{MHz} \\ f_{OSC} = 16 \text{MHz}, \ f_{CPU} = 8 \text{MHz} \end{array}$	0.9 1.4 2.5 4.7	1.35 2.1 3.8 7.0	0.23 0.45 0.88 1.8	0.5 1.0 2.0 4.0	mA
	Supply current in SLOW mode ²⁾	$\begin{array}{l} f_{OSC} = 2 \text{MHz}, \ f_{CPU} = 62.5 \text{kHz} \\ f_{OSC} = 4 \text{MHz}, \ f_{CPU} = 125 \text{kHz} \\ f_{OSC} = 8 \text{MHz}, \ f_{CPU} = 250 \text{kHz} \\ f_{OSC} = 16 \text{MHz}, \ f_{CPU} = 500 \text{kHz} \end{array}$	350 400 500 700	500 600 750 1000	15 40 80 170	45 90 180 350	μА
I _{DD}	Supply current in WAIT mode ²⁾	$\begin{array}{l} f_{OSC} = 2 \text{MHz}, \ f_{CPU} = 1 \text{MHz} \\ f_{OSC} = 4 \text{MHz}, \ f_{CPU} = 2 \text{MHz} \\ f_{OSC} = 8 \text{MHz}, \ f_{CPU} = 4 \text{MHz} \\ f_{OSC} = 16 \text{MHz}, \ f_{CPU} = 8 \text{MHz} \end{array}$	0.7 1.0 1.8 3.2	1.0 1.5 2.7 4.8	0.12 0.22 0.42 0.83	0.25 0.5 1 2	mA
Supply current in S WAIT mode ²⁾	Supply current in SLOW WAIT mode ²⁾	$\begin{array}{l} f_{OSC} = 2 \text{MHz}, \ f_{CPU} = 62.5 \text{kHz} \\ f_{OSC} = 4 \text{MHz}, \ f_{CPU} = 125 \text{kHz} \\ f_{OSC} = 8 \text{MHz}, \ f_{CPU} = 250 \text{kHz} \\ f_{OSC} = 16 \text{MHz}, \ f_{CPU} = 500 \text{kHz} \end{array}$	330 370 440 570	500 550 650 900	10 20 50 100	31 63 125 250	μА
	Supply current in HALT mode ³⁾		<1	10	<1	10	μА
	Supply current in ACTIVE-HALT mode ⁴⁾	f _{OSC} = 16 MHz	350	Not guaran- teed	45	100	μΑ

- Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.
- 2. Measurements are done in the following conditions:
- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%.
- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals in reset state.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode, f_{CPU} is based on f_{OSC} divided by 32.
 To obtain the total current consumption of the device, add the clock source (Section 12.5.3) and the peripheral power consumption (Section 12.4.3).
- 3. All I/O pins in push-pull 0 mode (when applicable) with a static value at V_{DD} or V_{SS} (no load). Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.
- 4. Data based on characterisation results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a static value at V_{DD} or V_{SS} (no load); clock input (OSC1) driven by external square wave. To obtain the total current consumption of the device, add the clock source consumption (Section 12.5.3).

CLOCK AND TIMING CHARACTERISTICS (Cont'd)

12.5.3 Crystal and Ceramic Resonator Oscillators


The ST7 internal clock can be supplied with four different Crystal/Ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as

close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions		Min	Max	Unit
		LP: Low po	wer oscillator	1	2	
£	Oscillator Frequency 1)	MP: Mediur	m power oscillator	>2	4	MHz
†osc	Oscillator Frequency '/	MS: Mediur	m speed oscillator	>4	8	
		HS: High speed oscillator		>8	16	
R _F	Feedback resistor			20		kΩ
	Decemmended lead conscitance yes	R _S =200Ω	LP osc. (1-2 MHz)	22	56	
C _{L1}	Recommended load capacitance versus equivalent serial resistance of the	$R_S=200\Omega$	MP osc. (2-4 MHz)	22	46	nE
C _{L2}		$R_S=200\Omega$	MS osc. (4-8 MHz)	18	33	pF
LZ	crystal or ceramic resonator (R _S)	$R_S=100\Omega$	HS osc. (8-16 MHz)	15	33	

Symbol	Parameter	Conditions		Тур	Max	Unit
	OSC2 driving ourrent	$V_{IN}=V_{SS}$	LP osc. (1-2 MHz) MP osc. (2-4 MHz)	80 160	150 250	^
12	OSC2 driving current		MS osc. (4-8 MHz) HS osc. (8-16 MHz)	310 610	460 910	μΑ

Figure 63. Typical Application with a Crystal or Ceramic Resonator



^{1.} The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value. Refer to crystal/ceramic resonator manufacturer for more details.

12.6 MEMORY CHARACTERISTICS

12.6.1 RAM and Hardware Registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{RM}	Data retention mode 1)	HALT mode (or RESET)	1.6			V

12.6.2 FLASH Memory

DUAL VOLTAGE HDFLASH MEMORY							
Symbol	Parameter	Conditions	Min ²⁾	Тур	Max 2)	Unit	
f	Operating fraguency	Read mode	0		8	MHz	
† _{CPU}	Operating frequency	Write / Erase mode	1		8	IVIITIZ	
V _{PP}	Programming voltage 3)	$2.85V \le V_{DD} \le 3.6V$	11.4		12.6	V	
I _{DD}	Supply current ⁴⁾	Write / Erase		<10		μΑ	
1	V _{PP} current ⁴⁾	Read (V _{PP} =12V)			200	μA	
I _{PP}	VPP Current	Write / Erase			30	mA	
t _{VPP}	Internal V _{PP} stabilization time			10		μs	
t _{RET}	Data retention	T _A =85°C	40			years	
N _{RW}	Write erase cycles	T _A =25°C	100			cycles	
T _{PROG} T _{ERASE}	Programming or erasing temperature range		-40	25	85	°C	

^{1.} Minimum V_{DD} supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware registers (only in HALT mode). Not tested in production.

^{2.} Data based on characterization results, not tested in production.

^{3.} V_{PP} must be applied only during the programming or erasing operation and not permanently for reliability reasons.

^{4.} Data based on simulation results, not tested in production.

jrne OUT

LD A, sema; check the semaphore status if edge is

detected

CP A,#01

jrne OUT

call call_routine; call the interrupt routine

OUT:LD A,#00

LD sema,A

.call_routine ; entry to call_routine

PUSH A

PUSH X

PUSH CC

.ext1_rt; entry to interrupt routine

LD A,#00

LD sema, A

IRET

Case 2: Writing to PxOR or PxDDR with Global In-

terrupts Disabled:

SIM; set the interrupt mask

LD A,PFDR

AND A,#\$02

LD X,A; store the level before writing to PxOR/

PxDDR

LD A,#\$90

LD PFDDR, A; Write into PFDDR

LD A,#\$ff

LD PFOR, A; Write to PFOR

LD A,PFDR

AND A,#\$02

LD Y,A; store the level after writing to PxOR/PxD-

DR

LD A,X; check for falling edge

cp A,#\$02

irne OUT

TNZ Y

irne OUT

LD A,#\$01

LD sema,A; set the semaphore to '1' if edge is de-

tected

RIM; reset the interrupt mask

LD A,sema; check the semaphore status

CP A,#\$01

irne OUT

call call_routine; call the interrupt routine

RIM

OUT:RIM

JP while_loop

.call routine; entry to call routine

PUSH A

PUSH X

PUSH CC

.ext1_rt; entry to interrupt routine

LD A,#\$00

LD sema, A

IRET

15.2 ROM DEVICES ONLY

15.2.1 I/O Port A and F Configuration

When using an external quartz crystal or ceramic resonator, the $f_{\rm OSC2}$ clock may be disturbed because the device goes into reserved mode controlled by Port A and F.

This happens with either one of the following configurations:

PA3=0, PF4=1, PF1=0 when the PLL option is disabled and PF0 is toggling

PA3=0, PF4=1, PF1=0, PF0=1 when the PLL option is enabled

This is detailed in the following table:

PLL	PA3	PF4	PF1		Clock Disturbance
OFF	0	1	0	Tog- gling	Max. 2 clock cycles lost at each rising or falling edge of PF0
ON	0	1	0	1	Max. 1 clock cycle lost out of every 16

As a consequence, for cycle-accurate operations, these configurations are prohibited in either input or output mode.

Workaround:

To avoid this occurring, it is recommended to connect one of these pins to GND (PF4 or PF0) or V_{DD} (PA3 or PF1).