



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.85V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	32-SDIP (0.400", 10.16mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324lk6b6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin n°			Le	evel			Ρ	ort			Main							
948	244	32	32	Pin Name	ype	ut	out		Inp	out		Out	tput	function (after	Alternate	Function		
LQFF	LQFF	LQFF	SDIF			Inpi	Outp	float	ndw	int	ana	OD	РР	reset)				
27	25	10	13	PC2 (HS)/ICAP2_B	I/O	$C_T$	HS	Χ	Х			Х	Х	Port C2	Timer B Input	t Capture 2		
28	26	11	14	PC3 (HS)/ICAP1_B	I/O	$\mathrm{C}_{\mathrm{T}}$	HS	Х	Х			Х	Х	Port C3	Timer B Input	t Capture 1		
29	27	12	15	PC4/MISO/ICCDA- TA	I/O	CT		x	х			x	x	Port C4	SPI Master In / Slave Out Data	ICC Data In- put		
30	28	13	16	PC5/MOSI/AIN14	I/O	CT		x	х		х	х	x	Port C5	SPI Master Out / Slave In Data	ADC Analog Input 14		
31	29	14	17	PC6/SCK/ICCCLK	I/O	CT		x	Х			х	х	Port C6	SPI Serial Clock	ICC Clock Output		
32	30	15	18	PC7/SS/AIN15	I/O	CT		x	х		х	х	х	Port C7	SPI Slave Select (ac- tive low)	ADC Analog Input 15		
34	31	16	19	PA3 (HS)	I/O	$C_T$	HS	Х		ei0		Х	Х	Port A3				
35	32			V <sub>DD_1</sub>	S									Digital M	Digital Main Supply Voltage <sup>5)</sup>			
36	33			V <sub>SS_1</sub>	S									Digital G	Digital Ground Voltage <sup>5)</sup>			
37	34	17	20	PA4 (HS)	I/O	$\mathrm{C}_{\mathrm{T}}$	HS	Х	Х			Х	Х	Port A4	Port A4			
38	35			PA5 (HS)	I/O	$C_T$	HS	Х	Х			Х	Х	Port A5				
39	36	18	21	PA6 (HS)	I/O	$C_T$	HS	Χ				Т		Port A6 <sup>1</sup>	)			
40	37	19	22	PA7 (HS)	I/O	$C_T$	HS	Χ				Т		Port A7 <sup>1</sup>	)			
41	38	20	23	V <sub>PP</sub> /ICCSEL	I									Must be t grammin programmed Section 1 voltage n devices.	Must be tied low. In the flash pro- gramming mode, this pin acts as the programming voltage input $V_{PP}$ . See Section 12.9.2 for more details. High voltage must not be applied to ROM devices.			
42	39	21	24	RESET	I/O	$C_T$								Top prior	ity non maskal	ole interrupt.		
43	40	22	25	V <sub>SS_2</sub>	S									Digital G	round Voltage <sup>5</sup>	5)		
44	41	23	26	OSC2	0									Resonate	or oscillator inv	erter output		
45	42	24	27	OSC1	I									External cillator in	clock input or I verter input	Resonator os-		
46	43	25	28	V <sub>DD_2</sub>	S									Digital M	ain Supply Vol	tage <sup>5)</sup>		
47	44	26	29	PE0/TDO	I/O	$C_T$		Χ	Х			Х	Х	Port E0	SCI Transmit	Data Out		
48	1	27	30	PE1/RDI	I/O	$\mathrm{C}_{\mathrm{T}}$		Х	Х			Х	Х	Port E1	SCI Receive	Data In		
3	2	28	31	PB0	I/O	$C_T$		Х	е	i2		Х	Х	Port B0				
4	3			PB1	I/O	$C_T$		Χ	е	i2		Х	Х	Port B1				
5	4			PB2	I/O	$C_T$		Χ	е	i2		Х	Х	Port B2				
6	5	29	32	PB3	I/O	$C_T$		Х		ei2		Х	Х	Port B3				

# Notes:

1. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, else the configuration is floating interrupt input.

2. In the open drain output column, "T" defines a true open drain I/O (P-Buffer and protection diode to V<sub>DD</sub>



Address	Block	Register Label	Register Name	Reset Status	Remarks
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch 003Ch 003Eh 003Fh	TIMER A	TACR2 TACR1 TACSR TAIC1HR TAIC1LR TAOC1HR TAOC1LR TACHR TACHR TACLR TAACHR TAACLR TAACLR TAIC2LR TAIC2LR TAOC2LR	Timer A Control Register 2 Timer A Control Register 1 Timer A Control/Status Register <sup>3)4)</sup> Timer A Input Capture 1 High Register Timer A Input Capture 1 Low Register Timer A Output Compare 1 High Register Timer A Output Compare 1 Low Register Timer A Counter High Register Timer A Counter High Register Timer A Alternate Counter High Register Timer A Alternate Counter High Register Timer A Alternate Counter Low Register Timer A Input Capture 2 High Register <sup>3)</sup> Timer A Input Capture 2 Low Register <sup>4)</sup> Timer A Output Compare 2 High Register <sup>4)</sup>	00h 00h xxxx x0xxb xxh 80h 00h FFh FCh FCh FCh xxh xxh 80h 00h	R/W R/W Read Only Read Only R/W R/W Read Only Read Only Read Only Read Only Read Only Read Only Read Only Read Only Read Only Read Only R/W
0040h			Reserved Area (1 Byte)		
0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch 004Ch 004Eh 004Fh	TIMER B	TBCR2 TBCR1 TBCSR TBIC1HR TBIC1LR TBOC1HR TBOC1LR TBCHR TBCHR TBCLR TBACLR TBIC2HR TBIC2LR TBIC2LR TBIC2LR	Timer B Control Register 2 Timer B Control Register 1 Timer B Control/Status Register Timer B Input Capture 1 High Register Timer B Input Capture 1 Low Register Timer B Output Compare 1 High Register Timer B Output Compare 1 Low Register Timer B Counter High Register Timer B Counter High Register Timer B Alternate Counter High Register Timer B Alternate Counter High Register Timer B Input Capture 2 High Register Timer B Input Capture 2 Low Register Timer B Output Compare 2 High Register Timer B Output Compare 2 Low Register	00h 00h xxxx x0xxb xxh 80h 00h FFh FCh FCh FCh xxh xxh 80h 00h	R/W R/W Read Only Read Only R/W R/W Read Only Read Only Read Only Read Only Read Only Read Only Read Only Read Only Read Only Read Only R/W
0050h 0051h 0052h 0053h 0054h 0055h 0056h 0057h	SCI	SCISR SCIDR SCIBRR SCICR1 SCICR2 SCIERPR SCIETPR	SCI Status Register SCI Data Register SCI Baud Rate Register SCI Control Register 1 SCI Control Register 2 SCI Extended Receive Prescaler Register Reserved area SCI Extended Transmit Prescaler Register	C0h xxh 00h x000 0000h 00h 00h  00h	Read Only R/W R/W R/W R/W R/W
0058h to 006Fh			Reserved Area (24 Bytes)		
0070h 0071h 0072h	ADC	ADCCSR ADCDRH ADCDRL	Control/Status Register Data High Register Data Low Register	00h 00h 00h	R/W Read Only Read Only
0073h 007Fh			Reserved Area (13 Bytes)		

57

# CENTRAL PROCESSING UNIT (Cont'd)

# Condition Code Register (CC)

Read/Write

Reset Value: 111x1xxx



The 8-bit Condition Code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

#### Arithmetic Management Bits

#### Bit $4 = \mathbf{H}$ Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions.

0: No half carry has occurred.

1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

#### Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It's a copy of the result  $7^{th}$  bit.

0: The result of the last operation is positive or null.

1: The result of the last operation is negative (that is, the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

#### Bit 1 = **Z** Zero.

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

0: The result of the last operation is different from zero.

1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

#### Bit 0 = C Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

0: No overflow or underflow has occurred.

1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

#### **Interrupt Management Bits**

#### Bit 5,3 = 11, 10 Interrupt

The combination of the I1 and I0 bits gives the current interrupt software priority.

Interrupt Software Priority	11	10
Level 0 (main)	1	0
Level 1	0	1
Level 2	0	0
Level 3 (= interrupt disable)	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (IxSPR). They can be also set/ cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP instructions.

See the interrupt management chapter for more details.

# CENTRAL PROCESSING UNIT (Cont'd)

Stack Pointer (SP)

Read/Write

Reset Value: 01 FFh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 10).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

Figure 10. Stack Manipulation Example

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

**Note:** When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 10.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.



# 6.2 MULTI-OSCILLATOR (MO)

The main clock of the ST7 can be generated by three different source types coming from the multi-oscillator block:

- an external source
- 4 crystal or ceramic resonator oscillators
- an internal high frequency RC oscillator

Each oscillator is optimized for a given frequency range in terms of consumption and is selectable through the option byte. The associated hardware configurations are shown in Table 6. Refer to the electrical characteristics section for more details.

**Caution:** The OSC1 and/or OSC2 pins must not be left unconnected. For the purposes of Failure Mode and Effect Analysis, it should be noted that if the OSC1 and/or OSC2 pins are left unconnected, the ST7 main oscillator may start and, in this configuration, could generate an  $f_{OSC}$  clock frequency in excess of the allowed maximum (>16MHz.), putting the ST7 in an unsafe/undefined state. The product behaviour must therefore be considered undefined when the OSC pins are left unconnected.

## **External Clock Source**

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is tied to ground.

#### **Crystal/Ceramic Oscillators**

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of 4 oscillators with different frequency ranges has to be done by option byte in order to reduce consumption (refer to Section 14.1 on page 140 for more details on the frequency ranges). In this mode of the multioscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

These oscillators are not stopped during the RESET phase to avoid losing time in the oscillator start-up phase.

#### Internal RC Oscillator

This oscillator allows a low cost solution for the main clock of the ST7 using only an internal resistor and capacitor. Internal RC oscillator mode has the drawback of a lower frequency accuracy and should not be used in applications that require accurate timing.

In this mode, the two oscillator pins have to be tied to ground.

	Hardware Configuration
External Clock	ST7 OSC1 OSC2 EXTERNAL SOURCE
Crystal/Ceramic Resonators	CAPACITORS
Internal RC Oscillator	ST7 OSC1 OSC2

Table 6. ST7 Clock Sources

# **7 INTERRUPTS**

# 7.1 INTRODUCTION

The ST7 enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
  - Up to 4 software programmable nesting levels
  - Up to 16 interrupt vectors fixed by hardware
- 2 non maskable events: RESET, TRAP

This interrupt management is based on:

- Bit 5 and bit 3 of the CPU CC register (I1:0),
- Interrupt software priority registers (ISPRx),
- Fixed interrupt vector addresses located at the high addresses of the memory map (FFE0h to FFFFh) sorted by hardware priority order.

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) ST7 interrupt controller.

# 7.2 MASKING AND PROCESSING FLOW

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of each interrupt vector (see Table 7). The processing flow is shown in Figure 14

#### Figure 14. Interrupt Processing Flowchart

When an interrupt request has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to "Interrupt Mapping" table for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

**Note**: As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack and the program in the previous level will resume.

# Table 7. Interrupt Software Priority Levels

Interrupt software priority	Level	l1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	▼	0	0
Level 3 (= interrupt disable)	High	1	1



# I/O PORTS (Cont'd)





# Notes:

- 1. When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register will read the alternate function output status.
- 2. When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.



# WATCHDOG TIMER (Cont'd)

**\$7** 

# 10.1.4 How to Program the Watchdog Timeout

Figure 29 shows the linear relationship between the 6-bit value to be loaded in the Watchdog Counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If

Figure 29. Approximate Timeout Duration

more precision is needed, use the formulae in Figure 30.

**Caution:** When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset.



# **16-BIT TIMER** (Cont'd)

#### 10.3.3.5 One Pulse Mode

One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The one pulse mode uses the Input Capture1 function and the Output Compare1 function.

#### Procedure:

To use one pulse mode:

- 1. Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
- 2. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
  - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- 3. Select the following in the CR2 register:
  - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 function.
  - Set the OPM bit.
  - Select the timer clock CC[1:0] (see Table 17 Clock Control Bits).



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

1. Reading the SR register while the ICF*i* bit is set.

2. An access (read or write) to the ICiLR register.

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OCiR Value = \frac{t \star f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see Table 17 Clock Control Bits)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{EXT} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (See Figure 41).

#### Notes:

- 1. The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an Output Compare interrupt.
- 2. When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
- 3. If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.
- 4. The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
- 5. When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.
- 6. In Flash devices, Timer A OCF2 bit is forced by hardware to 0.

# SERIAL COMMUNICATIONS INTERFACE (Cont'd)

#### 10.5.4.7 Parity Control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit, the possible SCI frame formats are as listed in Table 21.

Table 21. Frame F	ormats
-------------------	--------

M bit	PCE bit	SCI frame
0	0	SB   8 bit data   STB
0	1	SB   7-bit data   PB   STB
1	0	SB   9-bit data   STB
1	1	SB   8-bit data PB   STB
	<u> </u>	

**Legend:** SB = Start Bit, STB = Stop Bit,

PB = Parity Bit

5/

**Note:** In case of wake up by an address mark, the MSB bit of the data is taken into account and not the parity bit

**Even parity:** the parity bit is calculated to obtain an even number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Example: data = 00110101; 4 bits set => parity bit is 0 if even parity is selected (PS bit = 0).

**Odd parity:** the parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Example: data = 00110101; 4 bits set => parity bit is 1 if odd parity is selected (PS bit = 1).

**Transmission mode:** If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

**Reception mode:** If the PCE bit is set then the interface checks if the received data byte has an

even number of "1s" if even parity is selected (PS = 0) or an odd number of "1s" if odd parity is selected (PS = 1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is generated if PIE is set in the SCICR1 register.

#### 10.5.4.8 SCI Clock Tolerance

During reception, each bit is sampled 16 times. The majority of the 8th, 9th and 10th samples is considered as the bit value. For a valid bit detection, all the three samples should have the same value otherwise the noise flag (NF) is set. For example: If the 8th, 9th and 10th samples are 0, 1 and 1 respectively, then the bit value is "1", but the Noise Flag bit is set because the three samples values are not the same.

Consequently, the bit length must be long enough so that the 8th, 9th and 10th samples have the desired bit value. This means the clock frequency should not vary more than 6/16 (37.5%) within one bit. The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (one start bit, 1 data byte, 1 stop bit), the clock deviation must not exceed 3.75%.

**Note:** The internal sampling clock of the microcontroller samples the pin value on every falling edge. Therefore, the internal sampling clock and the time the application expects the sampling to take place may be out of sync. For example: If the baud rate is 15.625 Kbaud (bit length is 64µs), then the 8th, 9th and 10th samples are at 28µs, 32µs and 36µs respectively (the first sample starting ideally at 0µs). But if the falling edge of the internal clock occurs just before the pin value changes, the samples would then be out of sync by ~4us. This means the entire bit length must be at least 40µs (36µs for the 10th sample + 4µs for synchronization with the internal sampling clock).

# SERIAL COMMUNICATIONS INTERFACE (Cont'd) 10.5.5 Low Power Modes

# Mode Description WAIT No effect on SCI. WAIT SCI interrupts cause the device to exit from Wait mode. SCI registers are frozen. SCI registers are frozen. HALT In Halt mode, the SCI stops transmitting/re

ceiving until Halt mode is exited.

**لرك**ا

#### 10.5.6 Interrupts

The SCI interrupt events are connected to the same interrupt vector.

These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Transmit Data Register Empty	TDRE	TIE	Yes	No
Transmission Com- plete	тс	TCIE	Yes	No
Received Data Ready to be Read	RDRF	DIE	Yes	No
Overrun Error Detect- ed	OR	TUL	Yes	No
Idle Line Detected	IDLE	ILIE	Yes	No
Parity Error	PE	PIE	Yes	No

# SERIAL COMMUNICATIONS INTERFACE (Cont'd) EXTENDED RECEIVE PRESCALER DIVISION REGISTER (SCIERPR)

#### Read/Write

Reset Value: 0000 0000 (00h)

Allows setting of the Extended Prescaler rate division factor for the receive circuit.

7							0
ERPR							
7	6	5	4	3	2	1	0

# Bits 7:0 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 52) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

# Table 22. Baudrate Selection

# EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)

### Read/Write

Reset Value:0000 0000 (00h)

Allows setting of the External Prescaler rate division factor for the transmit circuit.

7							0
ETPR							
7	6	5	4	3	2	1	0

# Bits 7:0 = **ETPR[7:0]** 8-bit Extended Transmit Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 52) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

47/

			Cor		Baud		
Symbol	Parameter	f <sub>CPU</sub>	Accuracy vs Standard	Prescaler	Standard	Rate	Unit
f <sub>Tx</sub> f <sub>Rx</sub>	Communication frequency	8 MHz	~0.16%	Conventional Mode TR (or RR)=128, PR=13 TR (or RR)= 32, PR=13 TR (or RR)= 16, PR=13 TR (or RR)= 8, PR=13 TR (or RR)= 4, PR=13 TR (or RR)= 16, PR= 3 TR (or RR)= 2, PR=13 TR (or RR)= 1, PR=13	300 1200 2400 4800 9600 10400 19200 38400	~300.48 ~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77 ~38461.54	Hz
			~0.79%	Extended Mode ETPR (or ERPR) = 35, TR (or RR)= 1, PR=1	14400	~14285.71	

# INSTRUCTION SET OVERVIEW (Cont'd)

### **11.2 INSTRUCTION GROUPS**

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	СР	TNZ	BCP					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional Branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Condition Code Flag modification	SIM	RIM	SCF	RCF				

#### Using a prebyte

The instructions are described with one to four opcodes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

- PC-2 End of previous instruction
- PC-1 Prebyte
- PC Opcode

5/

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

# INSTRUCTION SET OVERVIEW (Cont'd)

Mnemo	Description	Function/Example	Dst	Src	[	11	Н	10	Ν	Ζ	С
ADC	Add with Carry	A=A+M+C	А	М			Н		Ν	Ζ	С
ADD	Addition	A = A + M	А	М			Н		Ν	Ζ	С
AND	Logical And	A = A . M	А	М					Ν	Ζ	
BCP	Bit compare A, Memory	tst (A . M)	А	М					Ν	Ζ	
BRES	Bit Reset	bres Byte, #3	М								
BSET	Bit Set	bset Byte, #3	М								
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М								С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М								С
CALL	Call subroutine										
CALLR	Call subroutine relative										
CLR	Clear		reg, M						0	1	
СР	Arithmetic Compare	tst(Reg - M)	reg	М					Ν	Ζ	С
CPL	One Complement	A = FFH-A	reg, M						Ν	Ζ	1
DEC	Decrement	dec Y	reg, M						Ν	Ζ	
HALT	Halt					1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC				11	Н	10	Ν	Ζ	С
INC	Increment	inc X	reg, M						Ν	Ζ	
JP	Absolute Jump	jp [TBL.w]									
JRA	Jump relative always										
JRT	Jump relative										
JRF	Never jump	jrf *									
JRIH	Jump if ext. INT pin = 1	(ext. INT pin high)									
JRIL	Jump if ext. INT pin = 0	(ext. INT pin low)									
JRH	Jump if H = 1	H = 1 ?									
JRNH	Jump if H = 0	H = 0 ?									
JRM	Jump if I1:0 = 11	l1:0 = 11 ?									
JRNM	Jump if I1:0 <> 11	l1:0 <> 11 ?									
JRMI	Jump if N = 1 (minus)	N = 1 ?									
JRPL	Jump if N = 0 (plus)	N = 0 ?									
JREQ	Jump if Z = 1 (equal)	Z = 1 ?									
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?									
JRC	Jump if C = 1	C = 1 ?									
JRNC	Jump if $C = 0$	C = 0 ?									
JRULT	Jump if $C = 1$	Unsigned <									
JRUGE	Jump if $C = 0$	Jmp if unsigned >=									
JRUGT	Jump if $(C + Z = 0)$	Unsigned >									



# CLOCK AND TIMING CHARACTERISTICS (Cont'd)

# 12.5.3 Crystal and Ceramic Resonator Oscillators

The ST7 internal clock can be supplied with four different Crystal/Ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min	Max	Unit
fosc		LP: Low power oscillator	1	2	MHz
	Oppillator Fragmanny 1)	MP: Medium power oscillator	>2	4	
	Oscillator Frequency 7	MS: Medium speed oscillator	>4	8	
		HS: High speed oscillator	>8	16	
R <sub>F</sub>	Feedback resistor		20		kΩ
	Decommended load conseitence ver	$R_{S}=200\Omega$ LP osc. (1-2 MHz)	22	56	
C <sub>L1</sub> C <sub>L2</sub>	sus equivalent serial resistance of the	$R_{S}=200\Omega$ MP osc. (2-4 MHz)	22	46	ъĘ
		$R_{S}=200\Omega$ MS osc. (4-8 MHz)	18	33	рг
	crystal of ceramic resonator (R <sub>S</sub> )	$R_{S}=100\Omega$ HS osc. (8-16 MHz)	15	33	

Symbol	Parameter		Conditions	Тур	Max	Unit
		V <sub>IN</sub> =V <sub>SS</sub>	LP osc. (1-2 MHz)	80	150	
i <sub>2</sub>	OSC2 driving current MP osc MS osc HS osc	MP osc. (2-4 MHz)	160	250		
			MS osc. (4-8 MHz)	310	460	μΑ
			HS osc. (8-16 MHz)	610	910	

# Figure 63. Typical Application with a Crystal or Ceramic Resonator



Notes:

1. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value. Refer to crystal/ceramic resonator manufacturer for more details.

# 12.7.2 Electro Magnetic Interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/ 3 which specifies the board and the loading of each pin.

Symbol Barameter C		Conditions	Monitored	Max vs. [1	Unit	
Symbol	i didilletei	Conditions	Frequency Band			
		Flash device: V <sub>DD</sub> =3.3V,	0.1MHz to 30MHz	14	15	
S <sub>EMI</sub>	Poak lovel	T <sub>A</sub> =+25°C,	30MHz to 130MHz	18	23	dBμV
	I Eak level	LQFP44 package	130MHz to 1GHz	16	22	
		conforming to SAE J 1752/3	SAE EMI Level	3.0	3.5	-
S <sub>EMI</sub>		<b>ROM device:</b> $V_{DD}$ =3.3V, $T_A$ =+25°C,	0.1MHz to 30MHz	8	4	
	Poak lovel		30MHz to 130MHz	16	20	dBμV
	I ear level	LQFP44 package	130MHz to 1GHz	8	14	
		conforming to SAE J 1752/3	SAE EMI Level	2.5	3.0	-

Notes:

1. Data based on characterization results, not tested in production.



# I/O PORT PIN CHARACTERISTICS (Cont'd)

# 12.8.2 Output Driving Current

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур.	Max.	Unit
V <sub>OL</sub> 1)	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see Figure 67 and Figure 70)		I <sub>IO</sub> =+2mA		0.3	0.7	
	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see Figure 68 and Figure 71)	V <sub>DD</sub> =3V	I <sub>IO</sub> =+10mA		0.3	0.7	v
V <sub>OH</sub> <sup>2)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see Figure 69 and Figure 72)		I <sub>IO</sub> =-2mA	V <sub>DD</sub> -0.9	2.6		

Figure 67. Typical V<sub>OL</sub> at V<sub>DD</sub>=3V (std. ports)



Figure 68. Typ. V<sub>OL</sub> at V<sub>DD</sub>=3V (high-sink ports)



# Figure 69. Typical V<sub>OH</sub> at V<sub>DD</sub>=3V



# Notes:

<u>(</u>ح)

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. The I<sub>IO</sub> current sourced must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>. True open drain I/O pins do not have V<sub>OH</sub>.

# COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)



### Figure 76. SPI Slave Timing Diagram with CPHA=1<sup>1)</sup>

# Figure 77. SPI Master Timing Diagram 1)



### Notes:

<u>ل</u>حک

1. Measurement points are done at CMOS levels:  $0.3 x V_{DD}$  and  $0.7 x V_{DD}.$ 

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.

# **12.12 10-BIT ADC CHARACTERISTICS**

Subject to general operating conditions for V<sub>DD</sub>, f<sub>CPU</sub>, and T<sub>A</sub> unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>ADC</sub>	ADC clock frequency		0.4		1	MHz
V <sub>AREF</sub>	Analog reference voltage 1)		V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>AIN</sub>	Conversion voltage range <sup>2)</sup>		$V_{SSA}$		V <sub>AREF</sub>	v
	Positive input leakage current for analog input	-40°C≤T <sub>A</sub> ≤85°C range			1	μA
'lkg	ROM devices: negative input leakage current on analog pins <sup>5)</sup>	$V_{IN}$ < $V_{SS,}$   $I_{IN}$  < 400 $\mu$ A on adjacent analog pin		5	6	μA
R <sub>AIN</sub>	External input impedance				see	kΩ
C <sub>AIN</sub>	External capacitor on analog input				Figure 78	pF
f <sub>AIN</sub>	Variation freq. of analog input signal				Figure 79 <sup>2)3)4)</sup>	Hz
C <sub>ADC</sub>	Internal sample and hold capacitor			12		pF
t <sub>ADC</sub>	Conversion time (Sample+Hold) f <sub>CPU</sub> =4MHz, SPEED=0 f <sub>ADC</sub> =1MHz			15		μs
t <sub>ADC</sub>	<ul> <li>No of sample capacitor loading cycles</li> <li>No. of Hold conversion cycles</li> </ul>			4 11		1/f <sub>ADC</sub>

# Figure 78. R<sub>AIN</sub> max. vs f<sub>ADC</sub> with C<sub>AIN</sub>=0pF<sup>3)</sup>



Figure 79. Recommended C<sub>AIN</sub> & R<sub>AIN values</sub>.<sup>4)</sup>



#### Notes:

1. When  $V_{AREF}$  and  $V_{SSA}$  pins are not available on the pinout, the ADC refers to  $V_{DD}$  and  $V_{SS}$ .

2. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than  $10k\Omega$ ). Data based on characterization results, not tested in production.

3.  $C_{PARASITIC}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high  $C_{PARASITIC}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced. 4. This graph shows that depending on the input signal variation ( $f_{AIN}$ ),  $C_{AIN}$  can be increased for stabilization time and decreased to allow the use of a larger serial resistor ( $R_{AIN}$ ).

5. The analog inputs of ROM devices are designed to be negative current tolerant. On Flash devices, injecting negative current on any of the analog input pins significantly reduces the accuracy of any conversion being performed on any analog input.

Analog pins can be protected against negative injection by adding a Schottky diode (pin to ground). Injecting negative current on digital input pins degrades ADC accuracy especially if performed on a pin close to the analog input pins. Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 12.8 does not affect the ADC accuracy.

# **15.3 FLASH DEVICES ONLY**

# **15.3.1 Timer A Restrictions in Flash Devices**

In Flash devices, Timer A functionality has the following restrictions:

- TAOC2HR and TAOC2LR registers are write only
- Input Capture 2 is not implemented
- The corresponding interrupts cannot be used (ICF2, OCF2 forced by hardware to zero)

#### 15.3.2 External clock source with PLL

External clock source is not supported with the PLL enabled.

#### 15.3.3 39-Pulse ICC Entry Mode

ICC mode entry using ST7 application clock (39 pulses) is not supported. External clock mode must be used (36 pulses). Refer to the ST7 Flash Programming Reference Manual.

