



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	4MHz
Connectivity	SIO, UART/USART
Peripherals	LCD, POR, WDT
Number of I/O	21
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 7x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-SQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f7932buwc-3h

■Operating Temperature Range

• -40°C to +85°C

■Ports

• Normal withstand voltage I/O ports

Ports whose input/output can be programmed in 1-bit units: 21 (P0n, P1n, P30, P70 to P73)

Multiplexed functions

Input ports (for debugger): 3 (DBGP0 (P05) to DBGP2 (P07))

LCD ports (segment output): 8 (P1n)

• LCD ports/general purpose I/O ports

Segment output: 32 (S00 to S31)

Common output: 4 (COM0 to COM3)

Bias power supply for LCD driving 5 (V1 to V3, CUP1, CUP2)

Multiplexed functions

Input/output ports: 36 (LPAn, LPBn, LPCn, LPL0 to LPL3, P1n)

• Oscillator pins: 4 (CF1, CF2, XT1, XT2)

• Reset pin: 1 (RES)

• Power supply: 5 (V_SS1, V_SS2, V_{DD}1, V_{DD}2, V2)

■LCD Controller

(1) Seven display modes are available

- (2) Duty: 1/3 duty, 1/4 duty
- (3) Bias: 1/2 bias, 1/3 bias
- (4) Segment/common output can be switched to general purpose I/O ports.
- (5) LCD power range

1) 1/3 bias V1: 1.2V to 1.8V

V2: 2.4V to 3.6V V3: 3.6V to 5.4V

An LCD panel that supports the V2 (= V_{DD}) \times 1.5[V] must be used when 1/3 bias is selected.

If the supply voltage VDD is 3.0V, for example, use an LCD panel that supports 4.5V.

2) 1/2 bias V1: 1.2V to 1.8V

V2: 2.4V to 3.6V V3: 2.4V to 3.6V

(Connect V2 and V3 externally.)

An LCD panel that supports the V2 (=V_{DD})[V] must be used when 1/2 bias is selected.

If the supply voltage V_{DD} is 3.0V, for example, use an LCD panel that supports 3.0V.

■Timers

• Timer 0: 16 bit timer/counter with a capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) \times 2 channels

Mode 1: 8 bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter (with an 8-bit capture register)

Mode 2: 16 bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16 bit counter (with a 16 bit capture register)

• Timer 1: 16 bit timer/counter that supports PWM/toggle output

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle output) + 8-bit timer/counter (with toggle output)

Mode 1: 8-bit PWM with an 8-bit prescaler \times 2 channels

Mode 2: 16 bit timer/counter with an 8-bit prescaler (with toggle output)

(Toggle outputs also from the low-order 8 bits)

Mode 3: 16 bit timer with an 8-bit prescaler (with toggle output)

(The low-order 8 bits can be used as a PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base Timer
 - (1) The clock can be selected from any of the following:

Subclock (32.768kHz crystal oscillator/low-speed RC oscillator), system clock, and timer 0 prescaler output.

(2) Interrupts can be generated at five specified time intervals.

■High-speed Clock Counter

- (1) Capable of counting a clock with a maximum clock rate of 8MHz (at a main clock of 4MHz).
- (2) Real-time output

■Serial Interface

- SIO0: 8-bit synchronous serial interface
 - (1) Synchronous 8-bit serial I/O (2- or 3-wire configuration, 4/3 to 512/3 tCYC transfer clock rate)
 - (2) Continuous data transfer (variable length data transfer in bit units from 1 to 256 bits, 4/3 to 512/3 tCYC transfer clock rate)
 - (3) Bi-phase modulation

Manchester/Bi-phase-Space data transfer

- (4) LSB first/MSB first selectable
- (5) SPI function: HOLD/X'tal HOLD mode release function upon receipt of a 1-byte (8-bit clock).
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clock rate)
 - Mode 1: Asynchronous serial I/O (half duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrate)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clock rate)
 - Mode 3: Bus mode 2 (start detection, 8 data bits, stop detection)

■UART

- Full duplex
- Data length: 7/8/9 bits selectable
- 1 stop bit (2 bits in continuous data transmission)
- Built-in baudrate generator
- Operating mode: Programmable transfer mode, fixed-rate transfer mode
- Transfer data conversion: Normal (NRZ), Manchester encoding
- ■AD Converter: 12 bits/8 bits × 7 channels
 - 12-/8-bit AD converter resolution selectable
- ■Remote Control Receiver Circuit (multiplexed with the P73/INT3/T0IN pin)
 - Noise rejection function (Noise filter time constant selectable from 1/32/128 tCYC)

■Watchdog Timer

- Generation of interrupt or system reset selectable
- Two types of watchdog timer
 - (1) Watchdog timer using an external RC circuit
 - (2) Watchdog timer using the microcontroller's base timer
- Detection intervals (1/2/4/8 seconds) can be selected for the watchdog timer that uses the base timer by configuring options.

■Buzzer Output

• Generates buzzer output from P17 using the base timer.

■Real Time Clock (RTC)

- (1) Uses the base timer to count the calendar years, months, days, hours, minutes, and seconds.
- (2) Calendar counts up to December 31, 2799 and calculates leap years automatically
- (3) The RTC uses the Gregorian calendar, which maintains GMT (Greenwich Mean Time).

■Internal Reset Function

- Power-on-reset (POR) function
 - (1) The POR causes a system reset only when power is turned on.

■Interrupts:

- 21 sources, 10 vectors
- (1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt request of the level equal to or lower than the current interrupt is not accepted.
- (2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the lowest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L
4	0001BH	H or L	INT3/base timer/RTC
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1-receive
8	0003BH	H or L	SIO1/UART-send
9	00043H	H or L	ADC/T6/T7/SPI
10	0004BH	H or L	Port 0/T4/T5

- Priority level: X > H > L
- For equal priority levels, the interrupt with the lowest vector address is given priority.

■Subroutine Stack Levels:

• Up to 1024 levels max. (Stack is allocated in RAM.)

■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
(5 tCYC execution time)
(12 tCYC execution time)
(8 tCYC execution time)
(12 tCYC execution time)

■Oscillator Circuits

- On-chip high-speed RC oscillator: For system clock (500kHz typ)
- On-chip low-speed RC oscillator: For system clock (50kHz typ)
- CF oscillator: For system clock, Rf built in, Rd external
- Crystal oscillator: For low-speed system clock, Rf built in
- On-chip variable modulation frequency RC oscillator (VMRC): For system clock
 - (1) Adjustable in ±4% (typ) step from a selected center frequency
 - (2) Can measure the frequency of the source oscillator clock using an input signal from the XT1 pin as a reference.

■System Clock Divider

- Low consumption current operation possible
- The minimum instruction cycle can be selected from among 750ns, 1.5μs, 3.0μs, 6.0μs, 12μs, 24μs, 48μs, 96μs, and 192μs (at a main clock rate of 4MHz).

■System Clock Output

• The system clock can be output from the P04 pin.

■Standby Function

• HALT mode: HALT mode is used to reduce power consumption.

Halts instruction execution while allowing the peripheral circuits to continue operation.

(Some serial transfer functions are suspended.)

- (1) Oscillators do not stop automatically.
- (2) Released by a system reset or occurrence of an interrupt
- HOLD mode: HOLD mode is used to reduce power consumption.

Suspends instruction execution and operation of the peripheral circuits.

- (1) CF oscillator, RC oscillators, crystal oscillator, and VMRC oscillator stop automatically.
- (2) There are five ways of releasing HOLD mode.
 - 1) Low level input to the reset pin
 - 2) Watchdog timer interrupt
 - 3) Specified level input to at least one of INT0, INT1, and INT2 pins
 - 4) Port 0 interrupt
 - 5) SPI interrupt by receiving 1-byte (8-bit clock)
- X'tal HOLD mode: X'tal HOLD mode is used to reduce power consumption.

Suspends instruction execution and the operation of the peripheral circuits except the base timer.

- (1) CF oscillator, RC oscillators, and VMRC oscillator stop automatically.
- (2) The state of the crystal oscillator when X'tal HOLD mode is entered is retained.
- (3) There are seven ways of releasing X'tal HOLD mode.
 - 1) Low level input to the reset pin
 - 2) Watchdog timer interrupt
 - 3) Specified level input to at least one of INT0, INT1, and INT2 pins
 - 4) Port 0 interrupt
 - 5) Base-timer interrupt
 - 6) RTC interrupt
 - 7) SPI interrupt by receiving 1-byte (8-bit clock)

■On-chip Debugger

• Supports software debugging with the IC mounted on the target board.

■Package Form

- QIP64E (14×14) (Lead-and-halogen-free product)
- TOFP64J (7×7) (Lead-and-halogen-free product)
- SQFP64 (10×10) (Lead-and-halogen-free product)

■Development Tools

• On-chip debugger: TCB87 TypeB+LC87F7932B

■Flash ROM Programming Boards

Package	Programming Boards
QIP64E (14×14)	W87F70256Q
TQFP64J (7×7)	W87F70256TQ7
SQFP64 (10×10)	W87F79256SQ

■Flash ROM Programmer

Maker		Model	Supported Version	Device	
	Single	AF9708/AF9709/AF9709B	Rev 03.04 or later		
Flash Support Group, Inc. (Formerly Ando Electric Co., Ltd.)	0	AF9723 (Main unit)	Rev 0x.xx or later	LC87F2832A	
(Formerly Ando Electric Co., Ltd.)	Ganged	AF9833 (Unit)	Rev 0x.xx or later		
0.00	Single/ganged	SKK/SKK Type B (SANYO FWS)	Application Version 1.05A or later	LC87F7932B	
Our company	Onboard	SKK/SKK Type B	Chip Data Version	LC8/F/932B	
	Single/ganged	(SANYO FWS)	2.25 or later		


For information about AF-Series:

Flash Support Group, Inc.

TEL: +81-53-459-1050 E-mail: sales@j-fsg.co.jp


Package Dimensions

unit : mm (typ) 3159A




Package Dimensions

unit : mm (typ) 3289




Package Dimensions

unit : mm (typ) 3190A



System Block Diagram



Pin Description

Pin Name	I/O				Description			Optio	ion
V _{SS} 1, V _{SS} 2	-	Power supply (-)					No	0
V _{DD} 1, V _{DD} 2, V2	-	Power supply (+	-)					No	0
VDC	-	Internal power s	iternal power supply						
CUP1, CUP2	-	Capacitor conne	ecting pins for	step-up/step-d	lown circuits			No	0
Port 0	I/O	• 8-bit I/O port						Ye	es
P00 to P07		• I/O can be spec	ified in 1-bit u	nits.					
		Pull-up resistors	can be turne	d on and off in	1-bit units.				
		HOLD release in	nput						
		Port 0 interrupt	input						
		Multiplexed fund	ctions						
		P00: UART1 tra	nsmit data ou	tput					
		P01: UART1 red	ceive data inp	ut					
		P04: System clo	ock output						
		P05: DBGP0 (L	C87F7932B)						
		P06: Timer 6 to	ggle output/DE	BGP1 (LC87F7	'932B)				
		P07: Timer 7 to	ggle output/DE	BGP2 (LC87F7	'932B)				
		AD converter in	put ports: AN0	(P00) to AN4	(P04)				
Port 1	I/O	• 8-bit I/O port						Ye	es
P10/S24 to		• I/O can be spec	ified in 1-bit u	nits.					
P17/S31		Pull-up resistors	can be turne	d on and off in	1-bit units.				
		Multiplexed fund	ctions						
		P10: SIO0 data	output						
		P11: SIO0 data	input or bus I/	O					
		P12: SIO0 clock	(I/O						
		P13: SIO1 data	output						
		P14: SIO1 data	input or bus I/	O					
		P15: SIO1 clock	c I/O						
		P16: Timer 1 P\	VML output						
		P17: Timer 1 P\	VMH output/b	uzzer output					
		Segment output	for LCD: S24	(P10) to S31 ((S17)				
Port 3	I/O	•1-bit I/O port						Yes	es
P30		I/O can be spec	ified in 1-bit u	nits.					
		Pull-up resistors	can be turne	d on and off in	1-bit units.				
Port 7	I/O	4-bit I/O port						No	0
P70 to P73		I/O can be spec							
		Pull-up resistors		d on and off in	1-bit units.				
		Multiplexed fun							
				-	L capture input/output for	r watchdog tir	ner		
		P71: INT1 input		•					
				e input/timer 0	event input/timer 0L cap	ture input/hig	h-speed clock		
		counter in							
			P73: INT3 input (with noise filter)/timer 0 event input/timer 0H capture input						
			AD converter input ports: AN5 (P70), AN6 (P71)						
		interrupt acki	Interrupt acknowledge type						
			Rising	Falling	Rising and falling	H level	L level		
		INT0	Enable	Enable	Disable	Enable	Enable		
					Disable	Enable	Fnoble		
		INT1	Enable	Enable	Disable		Enable		
		INT1 INT2 INT3	Enable Enable Enable	Enable Enable Enable	Enable Enable	Disable Disable	Disable Disable		

Continued on next page.

Continued from preceding page.

Pin name	I/O	Description	Option
S00/LPA0 to	I/O	Segment output for LCD	No
S07/LPA7		Can be used as general purpose I/O ports (LPA)	
S08/LPB0 to	I/O	Segment output for LCD	No
S15/LPB7		Can be used as general purpose I/O ports (LPB)	
S16/LPC0 to	I/O	Segment output for LCD	No
S23/LPC7		Can be used as general purpose I/O ports (LPC)	
COM0/LPL0 to	I/O	Common output for LCD	No
COM3/LPL3		Can be used as general purpose I/O ports (LPL)	
V1 to V3	I/O	LCD drive bias power supply	No
RES	1	Reset pin	No
XT1	I/O	32.768kHz crystal resonator input pin	No
		General purpose input port	
		Must be connected to V _{DD} 1 if not to be used.	
XT2	I/O	32.768kHz crystal resonator output pin	No
		General purpose I/O port	
		Must be set for oscillation and kept open if not to be used.	
CF1	I	Ceramic resonator input pin	No
		Must be connected to V _{DD} 1 if not to be used.	
CF2	0	Ceramic resonator output pin	No
		Must be kept open if not to be used.	

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in output mode.

Port	Options Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P10 to P17	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P30	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
S00/LPA0 to	-	No	CMOS	No
S23/LPC7			P-channel open drain	
			N-channel open drain	
COM0/LPL0 to	-	No	CMOS	No
COM3/LPL3			P-channel open drain	
			N-channel open drain	
XT1	-	No	Input only	No
XT2	-	No	32.768kHz crystal resonator output	No
			N-channel open drain when selected as a general- purpose output port	


User Option Table

Option Name	Option to be Applied on	Mask Version *1	Flash-ROM Version	Option Selected in Units of	Option Selection
Port output type	P00 to P07			41.5	CMOS
			0	1 bit	N-channel open drain
	P10 to P17		_		CMOS
			0	1 bit	N-channel open drain
	P30			41.5	CMOS
			0	1 bit	N-channel open drain
Base timer	Watchdog timer				1 second
watchdog timer	detection period				2 seconds
			0	-	4 seconds
					8 seconds
Program start		40			00000h
address	-	*2	0	-	07E00h

^{*1:} Mask option selection. No change possible after mask is completed.

- *Note 1: Connect the IC as shown below to minimize noise on the V_{DD}1. Be sure to electrically short the V_{SS}1 and V_{SS}2.
- *Note 2: The power to retain the internal memory is supplied via the V2 pin. VDD1, VDD2 and V2 are used as power supply for ports. If VDD1 and VDD2 are not backed up, the output does not go high even if a high level is applied to the port latch. Therefore, if VDD1 and VDD2 are not backed up, the high level output becomes unstable in HOLD mode, and the backup time becomes shorter because a through-current flows from VDD to GND in the input buffer.


If V_{DD}1 and V_{DD}2 are not backed up, configure the program or set up the external circuit so that the output is held at a low level in HOLD mode to prevent an unnecessary through-current from flowing.



^{*2:} Program start address of the mask version is 00000h.

Circuit Example

(1)1/3 bias, 1/4 duty



X'tal	Crystal resonator	Refer to Page 26
C _{GX}	Trimmer capacitor	(Characteristics of a sample clock oscillator
C _{DX}	Capacitor for crystal oscillator	circuit)
CF	Ceramic resonator	Refer to Page 26
C _{GC}	Capacitor for ceramic oscillator	(Characteristics of a sample clock oscillator
C _{DC}	Capacitor for ceramic oscillator	circuit)
C1 to C5	Capacitors	0.1μF (recommended)
C _{DEN}	Electrolytic capacitor	For back up
C _{RES}	Capacitor for RES	Refer to User's manual "Reset Function"
R _{RES}	Resistor for RES	

Allowable Operating Conditions at Ta=-40°C to +85°C, $V_{SS}1=V_{SS}2=0V$

Parameter	Symbol	Pin/Remarks	Pin/Remarks Conditions			Specific	cation	1
	,			V _{DD} [V]	min	typ	max	unit
Operating supply voltage (Note 2-1)	V _{DD} (1)	V _{DD} 1=V _{DD} 2=V2	0.75μs≤tCYC≤200μs Normal mode		2.4		3.6	
Memory sustaining supply voltage	VHD	V _{DD} 1=V _{DD} 2=V2	RAM and register contents sustained in HOLD mode.		2.2		3.6	
High level input voltage	V _{IH} (1)	Ports 0, 3 LPA, LPB, LPC, LPL	Output disabled	2.4 to 3.6	0.3V _{DD} +0.7		V_{DD}	
	V _{IH} (2)	Port 1 P71 to 73 P70 port input / interrupt side	Output disabled When INT1VTSL=0 (P71 only)	2.4 to 3.6	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	P71 interrupt side	Output disabled When INT1VTSL=1	2.4 to 3.6	0.85V _{DD}		V_{DD}	
	V _{IH} (4)	P70 watchdog timer side	Output disabled	2.4 to 3.6	0.9V _{DD}		V_{DD}	V
	V _{IH} (5)	XT1, XT2, CF1, RES		2.4 to 3.6	0.75V _{DD}		V_{DD}	ĺ
Low level input voltage	V _{IL} (1)	Ports 0, 3 LPA, LPB, LPC, LPL	Output disabled	2.4 to 3.6	VSS		0.2V _{DD}	
	V _{IL} (2)	Port 1 P71 to 73 P70 port input / interrupt side	Output disabled When INT1VTSL=0 (P71 only)	2.4 to 3.6	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	P71 interrupt side	Output disabled When INT1VTSL=1	2.4 to 3.6	V _{SS}		0.45V _{DD}	
	V _{IL} (4)	P70 watchdog timer side	Output disabled	2.4 to 3.6	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (5)	XT1, XT2, CF1, RES		2.4 to 3.6	V _{SS}		0.25V _{DD}	
Instruction cycle time (Note 2-2)	tCYC			2.4 to 3.6			200	μs
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency division ratio = 1/1 External system clock duty = 50±5%	2.4 to 3.6	0.1		4	MHz
			CF2 pin open System clock frequency division ratio = 1/2	2.4 to 3.6	0.2		8	
Oscillation frequency range	FmCF(1)	CF1, CF2	4MHz ceramic oscillationSee Fig. 1.	2.4 to 3.6		4		MHz
(Note 2-3)	FmRC(1)		Internal high-speed RC oscillation	2.4 to 3.6	250	500	750	
	FsRC(1)		Internal low-speed RC oscillation	2.4 to 3.6	25	50	75	kHz
	FsX'tal	XT1, XT2	• 32.768kHz crystal oscillation • See Fig. 2.	2.4 to 3.6		32.768		
VMRC oscillation	OpVMRC(1)		When VMSL4M=0	3.0 to 3.6	8	10	12	
usable range	OpVMRC(2)		When VMSL4M=1	2.4 to 3.6	3.5	4	4.5	MHz
VMRC oscillation adjustment	VmADJ(1)		Each step of VMRAJn (Wide range)	2.4 to 3.6	8	24	64	. %
range	VmADJ(2)		Each step of VMFAJn (Small range)	2.4 to 3.6	1	4	8	/0

Note 2-1: V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Serial I/O Characteristics at $Ta=-40^{\circ}C$ to $+85^{\circ}C,\,V_{SS}1=V_{SS}2=0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	-	Parameter	Symbol	Pin/Remarks	Conditions			Speci	fication	
		rarameter	Symbol	FIII/Remarks		V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
		Low level pulse width	tSCKL(1)				1			
	lock	High level	tSCKH(1)				1			
Serial clock	Input clock	pulse width	tSCKHA(1)		Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2)	2.4 to 3.6	4			tCYC
rial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected		4/3			
Se		Low level pulse width	tSCKL(2)		• See Fig. 6.			1/2		tSCK
	Output clock	High level pulse width	tSCKH(2)			2.4 to 3.6		1/2		ISCK
	Outbn		tSCKHA(2)		Continuous data transmission/reception mode CMOS output selected See Fig. 6.	2.4 10 3.0	tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
input	Da	Data setup time tsDI(1)		SB0(P11), SI0(P11)	(P11) respect to the rising edge	2.4 to 3.6	0.03			
Serial input	Da	ta hold time	thDI(1)		• See Fig. 6.		0.03			
ut	Input clock	Output delay time	tdDO(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	μs
Serial output	-		tdDO(2)		Synchronous 8-bit mode(Note 4-1-3)	2.4 to 3.6			1tCYC +0.05	
Seri	Output clock		tdDO(3)		(Note 4-1-3)				(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Be sure to add margin depending on its use.

Note 4-1-3: Must be specified with respect to the falling edge of SIOCLK. Must be specified as the time up to the beginning of output state change in open drain output mode. See Fig. 6.

Note 4-1-2: In an application where the serial clock input is to be used in continuous data transmission/reception mode, the time from SI0RUN being set when serial clock is high to the falling edge of the first serial clock must be longer than tSCKHA.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

Parameter		Daramatar	Cumbal	Pin/Remarks	Conditions			Specification			
	Farameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
		Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.		2				
	Input clock	Low level pulse width	tSCKL(3)			2.4 to 3.6	1			tCYC	
Serial clock	lnp	High level pulse width	tSCKH(3)				1			ICYC	
erial	k	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected		2				
S	Low level pulse width High level pulse width		tSCKL(4)		• See Fig. 6.	2.4 to 3.6		1/2		400K	
			tSCKH(4)					1/2		tSCK	
input	Da	Data setup time tsDI(2)		SB1(P14), SI1(P14)	Must be specified with respect to the rising edge of SIOCLK.	2.4 to 3.6	0.03				
Serial	Serial input	ata hold time	thDI(2)		• See Fig. 6.		0.03				
Serial output	Output delay time		tdDO(4)	SO1(P13), SB1(P14)	Must be specified with respect to the falling edge of SIOCLK. Must be specified as the time up to the beginning of output state change in open drain output mode. See Fig. 6.	2.4 to 3.6			(1/3)tCYC +0.05	μѕ	

Note 4-2-1: These specifications are theoretical values. Be sure to add margin depending on its use.

Pulse Input Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions		Specification				
				V _{DD} [V]	min	typ	max	unit	
High/low level	tPIH(1)	INT0(P70),	Interrupt source flag can be set.						
pulse width	tPIL(1)	INT1(P71),	• Event inputs for timer 0	2.4 to 3.6	1				
		INT2(P72)	are enabled.						
	tPIH(2)	INT3(P73) when	Interrupt source flag can be set.						
	tPIL(2)	noise filter time	Event inputs for timer 0 are	2.4 to 3.6	2				
		constant is 1/1	enabled.					tCYC	
	tPIH(3)	INT3(P73) when	Interrupt source flag can be set.					ICYC	
	tPIL(3)	noise filter time	Event inputs for timer 0 are	2.4 to 3.6	64				
		constant is 1/32	enabled.						
	tPIH(4)	INT3(P73) when	Interrupt source flag can be set.						
	tPIL(4)	noise filter time	Event inputs for timer 0 are	2.4 to 3.6	256				
		constant is 1/128	enabled.						
	tPIL(5)	RES	Resetting is enabled.	2.4 to 3.6	200			μs	

Consumption Current Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions		Specification			
raiametei			Conditions	V _{DD} [V]	min	typ	max	unit
Current consumption in normal operating mode (Note 7-1)	IDDOP(1)	V _{DD} 1=V _{DD} 2 =V2	FmCF=4MHz ceramic oscillation FsX'tal=32.768kHz crystal oscillation System clock set to 4MHz side Internal RC oscillation stopped VMRC oscillation stopped 1/1 frequency division ratio	2.4 to 3.6		2.0	4.2	mA
	IDDOP(2)		FmCF=0Hz (Oscillation stopped) FsX'tal=32.768kHz crystal oscillation System clock set to high-speed internal RC oscillation VMRC oscillation stopped 1/1 frequency division ratio	2.4 to 3.6		250	900	•
	IDDOP(3)		FmCF=0Hz (Oscillation stopped) FsX'tal=32.768kHz crystal oscillation System clock set to low-speed internal RC oscillation VMRC oscillation stopped 1/1 frequency division ratio	2.4 to 3.6		30	120	μΑ
	IDDOP(4)		FmCF=0Hz (Oscillation stopped) FsX'tal=32.768kHz crystal oscillation Internal RC oscillation stopped System clock set to 4MHz VMRC oscillation 1/1 frequency division ratio	2.4 to 3.6		2.0	5.4	mA
	IDDOP(5)		FmCF=0Hz (Oscillation stopped) FsX'tal=32.768kHz crystal oscillation Internal RC oscillation stopped System clock set to 500kHz VMRC oscillation 1/1 frequency division ratio	2.4 to 3.6		250	900	
	IDDOP(6)		FmCF=0Hz (Oscillation stopped) FsX'tal=32.768kHz crystal oscillation System clock set to 32.768kHz side Internal RC oscillation stopped VMRC oscillation stopped 1/1 frequency division ratio Normal XT amp mode	2.4 to 3.6		20	86	μΑ
	IDDOP(7)		FmCF=0Hz (Oscillation stopped) FsX'tal=32.768kHz crystal oscillation System clock set to 32.768kHz side Internal RC oscillation stopped VMRC oscillation stopped 1/1 frequency division ratio Low consumption XT amp mode	2.4 to 3.6		15	72	


Note 7-1: The consumption current value does not include current that flows into the output transistors and internal pull-up resistors.


Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V _{DD} [V]	min	typ	max	unit
Current	IDDHOLD(1)	V _{DD} 1=V _{DD} 2	HOLD mode					
consumption in		=V2	• CF1=V _{DD} or open	2.4 to 3.6		0.05	30	
HOLD mode			(When using external clock)					
Current	IDDHOLD(2)	$V_{DD}1=V_{DD}2$	Time-of-day clock HOLD mode					
consumption in		=V2	• CF1=V _{DD} or open					
time-of-day clock			(When using external clock)					
HOLD mode			FsX'tal=32.768kHz crystal oscillation	2.4 to 3.6		6.5	67	
			• 1/1 frequency division ratio					
			LCD display off					
			Normal XT amp mode					
	IDDHOLD(3)		Time-of-day clock HOLD mode					
			• CF1=V _{DD} or open					μΑ
			(When using external clock)					
			FsX'tal=32.768kHz crystal oscillation	2.4 to 3.6		0.45	46	
			• 1/1 frequency division ratio					
			LCD display off					
			Low consumption XT amp mode					
	IDDHOLD(4)		Time-of-day clock HOLD mode					
			• CF1=V _{DD} or open	2.4 to 3.6				
			(When using external clock)			4.5	70	
			FsX'tal=low-speed RC oscillation			1.5	70	
			• 1/1 frequency division ratio					
			LCD display off					


(*5) A sample PCB trace pattern for a Seiko Instrument resonator is shown below.






- (Note 1) The oscillation stabilization time is the period required for the oscillator to stabilize in the following situations (see Figure 4):
 - After the instruction for starting the subclock oscillator circuit is executed until the oscillation is stabilized.
 - After HOLD mode is released and oscillation is started with EXTOSC (OCR register, bit 6) set to 1 until the oscillation is stabilized.
- (Note 2) The circuit constants shown are the reference values that are provided by the resonator vendor for evaluation.

 To make final verification of the oscillation characteristics on production boards, call the resonator vendor for evaluation on printed circuit boards.
- (Note 3) When using an oscillator circuit, observe the following wiring precautions to avoid the possible adverse influence of wiring capacitance, especially in low consumption XT amplifier mode:
 - Place the components that are involved in oscillation as close to the resonator as possible with the shortest possible traces as the oscillation characteristics are subject to the variation of trace patterns.
 - Do not take a signal directly from the oscillator circuit.
 - Do not place the oscillator circuit in the vicinity of any lines that carry large current.
 - Exercise extreme care in the wiring method when using low consumption XT amplifier mode.








Figure 2 XT Oscillator Circuit






Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Note: Oscillation is enabled before HOLD mode is entered.

Figure 4 Oscillation Stabilization Time



Note:

External circuits for reset may vary depending on the usage of POR. Please refer to the user's manual on reset function.

Figure 5 Reset Circuit




Figure 6 Serial Input/Output Waveform




Figure 7 Pulse Input Timing Waveform




Figure 8 Sample Operating Waveforms when POR is Used (Reset pin: Pull-up resistor R_{RES} only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the V_{SS} level as shown in (a).
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 1000µs or longer.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa