

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1782-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Name	Function	Input Type	Output Type	Description
RA0/AN0/C1IN0-/C2IN0-/C3IN0-	RA0	TTL/ST	CMOS	General purpose I/O.
	AN0	AN	—	A/D Channel 0 input.
	C1IN0-	AN	_	Comparator C1 negative input.
	C2IN0-	AN		Comparator C2 negative input.
	C3IN0-	AN		Comparator C3 negative input.
RA1/AN1/C1IN1-/C2IN1-/	RA1	TTL/ST	CMOS	General purpose I/O.
C3IN1-/OPA1OUT	AN1	AN	—	A/D Channel 1 input.
	C1IN1-	AN	—	Comparator C1 negative input.
	C2IN1-	AN	—	Comparator C2 negative input.
	C3IN1-	AN	—	Comparator C3 negative input.
	OPA1OUT		AN	Operational Amplifier 1 output.
RA2/AN2/C1IN0+/C2IN0+/	RA2	TTL/ST	CMOS	General purpose I/O.
C3IN0+/DACOUT1/VREF-/	AN2	AN	_	A/D Channel 2 input.
DACVREF-	C1IN0+	AN	_	Comparator C1 positive input.
	C2IN0+	AN	—	Comparator C2 positive input.
	C3IN0+	AN	—	Comparator C3 positive input.
	DACOUT1		AN	Digital-to-Analog Converter output.
	VREF-	AN	_	A/D Negative Voltage Reference input.
	DACVREF-	AN	—	Digital-to-Analog Converter negative reference.
RA3/AN3/VREF+/C1IN1+/	RA3	TTL/ST	CMOS	General purpose I/O.
DACVREF+	AN3	AN	_	A/D Channel 3 input.
	VREF+	AN	—	A/D Voltage Reference input.
	C1IN1+	AN	_	Comparator C1 positive input.
	DACVREF+	AN	_	Digital-to-Analog Converter positive reference.
RA4/C1OUT/OPA1IN+/T0CKI	RA4	TTL/ST	CMOS	General purpose I/O.
	C1OUT	—	CMOS	Comparator C1 output.
	OPA1IN+	AN	—	Operational Amplifier 1 non-inverting input.
	TOCKI	ST	_	Timer0 clock input.
RA5/AN4/C2OUT ⁽¹⁾ /OP1INA-/	RA5	TTL/ST	CMOS	General purpose I/O.
SS	AN4	AN	_	A/D Channel 4 input.
	C2OUT	_	CMOS	Comparator C2 output.
	OPA1IN-	AN		Operational Amplifier 1 inverting input.
	SS	ST	_	Slave Select input.
RA6/C2OUT/OSC2/CLKOUT	RA6	TTL/ST	CMOS	General purpose I/O.
	C2OUT	_	CMOS	Comparator C2 output.
	OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	_	CMOS	Fosc/4 output.
RA7/PSMC1CLK/	RA7	TTL/ST	CMOS	General purpose I/O.
PSMC2CLK/OSC1/CLKIN	PSMC1CLK	ST	—	PSMC1 clock input.
	PSMC2CLK	ST		PSMC2 clock input.
	OSC1	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKIN	st	—	External clock input (EC mode).
Levend: AN - Analog input or a	utaut CMOC	- 01400		OD = Onen Drein

TABLE 1-2: PIC16(L)F1782/3 PINOUT DESCRIPTION

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels $1^2 C^{TM}$ = Schmitt Trigger input with $1^2 C$ HV= High VoltageXTAL= Crystallevels

Note 1: Pin functions can be assigned to one of two locations via software. See *Register 13-1*.

2: All pins have Interrupt-on-Change functionality.

TABLE 1-2: PIC16(L)F1782/3 PINOUT DESCRIPTION (CONTINUED)

RB0/AN12/C2IN1+/PSMC1IN/ PSMC2IN/CCP1 ⁽¹⁾ /INT RB0 TTL/ST CMOS General purpose I/O. AN12 AN — A/D Channel 12 input. C2IN1+ AN — Comparator C2 positive input. PSMC1IN ST — PSMC1 Event Trigger input. PSMC2IN ST — PSMC2 Event Trigger input. CCP1 ST CMOS Capture/Compare/PWM1.
PSMC2IN/CCP1 ⁽¹⁾ /INT AN12 AN — A/D Channel 12 input. C2IN1+ AN — Comparator C2 positive input. PSMC1IN ST — PSMC1 Event Trigger input. PSMC2IN ST — PSMC2 Event Trigger input. CCP1 ST CMOS Capture/Compare/PWM1.
C2IN1+ AN — Comparator C2 positive input. PSMC1IN ST — PSMC1 Event Trigger input. PSMC2IN ST — PSMC2 Event Trigger input. CCP1 ST CMOS Capture/Compare/PWM1.
PSMC1IN ST — PSMC1 Event Trigger input. PSMC2IN ST — PSMC2 Event Trigger input. CCP1 ST CMOS Capture/Compare/PWM1.
PSMC2IN ST — PSMC2 Event Trigger input. CCP1 ST CMOS Capture/Compare/PWM1.
CCP1 ST CMOS Capture/Compare/PWM1.
INI SI — External interrupt.
RB1/AN10/C1IN3-/C2IN3-/ RB1 TTL/ST CMOS General purpose I/O.
C3IN3-/OPA2OUT AN10 AN — A/D Channel 10 input.
C1IN3- AN — Comparator C1 negative input.
C2IN3- AN — Comparator C2 negative input.
C3IN3- AN — Comparator C3 negative input.
OPA2OUT — AN Operational Amplifier 2 output.
RB2/AN8/OPA2IN-/CLKR RB2 TTL/ST CMOS General purpose I/O.
AN8 AN — A/D Channel 8 input.
OPA2IN- AN — Operational Amplifier 2 inverting input.
CLKR — CMOS Clock output.
RB3/AN9/C1IN2-/C2IN2-/ RB3 TTL/ST CMOS General purpose I/O.
C3IN2-/OPA2IN+/CCP2 ⁽¹⁾ AN9 AN — A/D Channel 9 input.
C1IN2- AN — Comparator C1 negative input.
C2IN2- AN — Comparator C2 negative input.
C3IN2- AN — Comparator C3 negative input.
OPA2IN+ AN — Operational Amplifier 2 non-inverting input.
CCP2 ST CMOS Capture/Compare/PWM2.
RB4/AN11/C3IN1+ RB4 TTL/ST CMOS General purpose I/O.
AN11 AN — A/D Channel 11 input.
C3IN1+ AN — Comparator C3 positive input.
RB5/AN13/C3OUT/T1G/SDO ⁽¹⁾ RB5 TTL/ST CMOS General purpose I/O.
AN13 AN — A/D Channel 13 input.
C3OUT — CMOS Comparator C3 output.
T1G ST — Timer1 gate input.
SDO — CMOS SPI data output.
RB6/TX ⁽¹⁾ /CK ⁽¹⁾ /SDI ⁽¹⁾ /SDA ⁽¹⁾ / RB6 TTL/ST CMOS General purpose I/O.
ICSPCLK TX — CMOS USART asynchronous transmit.
CK ST CMOS USART synchronous clock.
SDI ST — SPI data input.
SDA I ² C OD I ² C™ data input/output.
ICSPCLK ST — Serial Programming Clock.

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV= High VoltageXTAL= Crystallevels

Note 1: Pin functions can be assigned to one of two locations via software. See Register 13-1.

2: All pins have Interrupt-on-Change functionality.

3.3.5 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-7 can be addressed from any Bank.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	Bank 0-31										
x00h or x80h	INDF0	Addressing (not a phys	Addressing this location uses contents of FSR0H/FSR0L to address data memory not a physical register)								uuuu uuuu
x01h or x81h	INDF1	Addressing (not a phys	this location ical register)	uses conte	nts of FSR1H	/FSR1L to a	ddress data r	memory		****	uuuu uuuu
x02h or x82h	PCL	Program C	ounter (PC)	Least Signifi	cant Byte					0000 0000	0000 0000
x03h or x83h	STATUS	—	_		ТО	PD	Z	DC	С	1 1000	q quuu
x04h or x84h	FSR0L	Indirect Data Memory Address 0 Low Pointer								0000 0000	uuuu uuuu
x05h or x85h	FSR0H	Indirect Da	ta Memory A	ddress 0 Hig	gh Pointer					0000 0000	0000 0000
x06h or x86h	FSR1L	Indirect Da	ta Memory A	ddress 1 Lo	w Pointer					0000 0000	uuuu uuuu
x07h or x87h	FSR1H	Indirect Da	ta Memory A	ddress 1 Hig	gh Pointer					0000 0000	0000 0000
x08h or x88h	BSR	—	_		BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
x09h or x89h	WREG	Working Register								0000 0000	սսսս սսսս
x0Ahor x8Ah	PCLATH	_	Write Buffer	for the upp	er 7 bits of the	e Program Co	ounter			-000 0000	-000 0000
x0Bhor x8Bh	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000

TABLE 3-7: CORE FUNCTION REGISTERS SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

A simplified block diagram of the On-Chip Reset Circuit

is shown in Figure 5-1.

5.0 RESETS

There are multiple ways to reset this device:

- Power-On Reset (POR)
- Brown-Out Reset (BOR)
- Low-Power Brown-Out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.



FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

6.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Lock Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See Section 6.3 "Clock Switching" for additional information.

6.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 6.3 "Clock Switching" for more information.

6.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 6-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- High power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION



6.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 6-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 6-3 and Figure 6-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

6.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 6-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 6-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 6.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast startup oscillator allows internal circuits to power up and stabilize before switching to HFINTOSC.

The High Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

6.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 6-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 6-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 6.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running.

6.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 6-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

6.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 6-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 6.2.2.7 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
bit 7			-				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	TMR1GIE: Ti	mer1 Gate Inte	rrupt Enable I	bit			
	1 = Enables t	he Timer1 gate	acquisition ir	nterrupt			
	0 = Disables	the Timer1 gate	e acquisition i	nterrupt			
bit 6	ADIE: Analog	I-to-Digital Con	verter (ADC)	Interrupt Enabl	e bit		
	1 = Enables t	he ADC interru	pt				
			upt				
bit 5	RCIE: USAR	I Receive Inter	rupt Enable b	ut			
	1 = Enables t 0 = Disables f	he USART rec	eive interrupt				
hit 4		Transmit Inte	rrunt Enable h	vit			
	1 = Enables t	he USART trar	napit interrupt				
	0 = Disables	the USART tra	nsmit interrup	t			
bit 3	SSP1IE: Syne	chronous Seria	I Port (MSSP)) Interrupt Enat	ole bit		
	1 = Enables t	he MSSP inter	rupt				
	0 = Disables	the MSSP inter	rupt				
bit 2	CCP1IE: CCF	P1 Interrupt En	able bit				
	1 = Enables t	he CCP1 interr	rupt				
bit 1		R2 to PR2 Mate	Ch Interrupt Ei	nable bit			
	\perp = Enables t 0 = Disables f	the Timer2 to P	R2 match inte	errupt			
bit 0	TMR1IE: Tim	er1 Overflow Ir	terrunt Enabl	e hit			
bit o	1 = Enables t	he Timer1 over	flow interrupt	o bit			
	0 = Disables	the Timer1 ove	rflow interrupt	t			

REGISTER 8-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

13.10 Register Definitions: PORTE

REGISTER 13-25: PORTE: PORTE REGISTER

U-0	U-0	U-0	U-0	R-x/u	U-0	U-0	U-0		
_	—	—	_	RE3	_	_	_		
bit 7							bit 0		
Legend:									
R = Readable I	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkn	lown	-n/n = Value a	alue at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-4	Unimplemen	ted: Read as 'o)'						
bit 3	RE3 : PORTE 1 = Port pin is	Input Pin bit s > VIH							

REGISTER 13-26:	TRISE: PORTE TRI-STATE REGISTER

Unimplemented: Read as '0'

0 = Port pin is < VIL

bit 2-0

U-0	U-0	U-0	U-0	U-1 ⁽¹⁾	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 7							bit 0

W = Writable bit	U = Unimplemented bit, read as '0'
x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'0' = Bit is cleared	
	W = Writable bit x = Bit is unknown '0' = Bit is cleared

bit 7-4	Unimplemented: Read as '0'
bit 3	Unimplemented: Read as '1'

bit 2-0 Unimplemented: Read as '0'

Note 1: Unimplemented, read as '1'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	ADRMD			CHS<4:0>			GO/DONE	ADON	147
ADCON1	ADFM		ADCS<2:0>		—	ADNREF	ADPRE	F<1:0>	148
ADCON2		TRIGSE	EL<3:0>			CHSN	\ <3:0>	149	
ADRESH	A/D Result Register High								
ADRESL	A/D Result Register Low							150, 151	
ANSELA	ANSA7	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	115
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	121
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	79
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	80
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	83
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	114
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	120
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R<1:0>	ADFVI	R<1:0>	137

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', g = value depends on condition. Shaded cells are not used for the ADC module.

21.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- · Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 21-1 is a block diagram of the Timer0 module.

21.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

21.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

FIGURE 21-1: BLOCK DIAGRAM OF THE TIMER0

21.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION_REG register.



REGISTER 24-13: PSMCxPRS: PSMC PERIOD SOURCE REGISTER⁽¹⁾

R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PxPRSIN	—	—	—	PxPRSC3	PxPRSC2	PxPRSC1	PxPRST
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	PxPRSIN: P	SMCx Period E	vent occurs or	n PSMCxIN pir	ו		
	1 = Period	event will occur	and PSMCxT	MR will reset v	when PSMCxIN	pin goes true	
	0 = PSMC>	(IN pin will not c	ause period e	vent			
bit 6-4	Unimpleme	nted: Read as '	0'				
bit 3	PxPRSC3: F	SMCx Period E	ivent occurs o	n sync_C3OU	T output		
	1 = Period	event will occur	and PSMCxT	MR will reset v	when sync_C3C	OUT output goe	s true
	$0 = sync_C$	30UT will not c	ause period e	vent			
bit 2	PxPRSC2: F	SMCx Period E	ivent occurs o	n sync_C2OU	T output		
	1 = Period	event will occur	and PSMCxT	MR will reset v	when sync_C2C	OUT output goe	s true
	$0 = sync_C$	20UT will not c	ause period e	vent			
bit 1	PxPRSC1: F	SMCx Period E	vent occurs o	n sync_C1OU	T output		
	1 = Period 0 = sync C	event will occur 10UT will not c	and PSMCxT ause period e	MR will reset v	when sync_C1C	OUT output goe	s true
bit 0	PxPRST: PS	MCx Period Ev	ent occurs on	Time Base ma	atch		
	1 = Period	event will occur	and PSMCxT	MR will reset v	when PSMCxTN	MR = PSMCxPI	२
	0 = Time ba	ase will not caus	se period ever	nt			

Note 1: Sources are not mutually exclusive: more than one source can force the period event and reset the PSMCxTMR.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0		
PxASE	PxASDEN	PxARSEN	—	—	—		PxASDOV		
bit 7							bit 0		
Legend:									
R = Readable	W = Writable	= Writable bit U = Unimplemented bit, read as '0'							
u = Bit is unc	hanged	x = Bit is unkr	iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set	t	'0' = Bit is clea	ared						
Dit 7	$1 = \Delta $ shutd	own event has		/M outputs are	inactive and in	their shutdow	n states		
	0 = PWM o	utputs are oper	ating normall	y			11 512105		
bit 6	PxASDEN: F	PxASDEN: PWM Auto-Shutdown Enable bit							
	1 = Auto-shutdown is enabled. If any of the sources in PSMCxASDS assert a logic '1', then the outputs will go into their auto-shutdown state and PSMCxSIF flag will be set.								
	0 = Auto-sh	utdown is disab	led		· ·				
bit 5 PxARSEN: PWM Auto-Restart Enable bit									
	1 = PWM re	estarts automati	cally when th	e shutdown co	ndition is remov	ved.			
 The PxASE bit must be cleared in firmware to restart PWM after the auto-shutdown condition cleared. 									
bit 4-1	Unimplemented: Read as '0'								
bit 0	PxASDOV: PWM Auto-Shutdown Override bit								
	PxASDEN = 1:								
	 1 = Force PxASDL[n] levels on the PSMCx[n] pins without causing a PSMCxSIF interrupt 0 = Normal PWM and auto-shutdown execution 								
	<u>PxASDEN = 0:</u> No effect								
Note 1: P/	ASE hit may be a	set in software	When this oc	cure the functi	onality is the sa	me as that ca	used by		

REGISTER 24-14: PSMCxASDC: PSMC AUTO-SHUTDOWN CONTROL REGISTER

Note 1: PASE bit may be set in software. When this occurs the functionality is the same as that caused by hardware.

25.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 25-3 shows a typical waveform of the PWM signal.

25.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for all CCP modules.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PR2 registers
- T2CON registers
- CCPRxL registers
- · CCPxCON registers

Figure 25-4 shows a simplified block diagram of PWM operation.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.

FIGURE 25-3: CCP PWM OUTPUT SIGNAL





SIMPLIFIED PWM BLOCK DIAGRAM



26.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 26-32).
- b) SCL is sampled low before SDA is asserted low (Figure 26-33).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCL1IF flag is set and
- the MSSP module is reset to its Idle state (Figure 26-32).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 26-34). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.



FIGURE 26-33: BUS COLLISION DURING START CONDITION (SDA ONLY)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
APFCON	C2OUTSEL	CCP1SEL	SDOSEL	SCKSEL	SDISEL	TXSEL	RXSEL	CCP2SEL	111
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	79
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	80
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	C3IE	CCP2IE	81
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	83
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	C3IF	CCP2IF	84
SSP1ADD	ADD<7:0>								
SSP1BUF	Synchronous Serial Port Receive Buffer/Transmit Register								260*
SSP1CON1	WCOL SSPOV SSPEN CKP SSPM<3:0>							306	
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	307
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	306
SSP1MSK	MSK<7:0>								309
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	304
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISA0	125

TABLE 26-3: SUMMARY OF REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I^2C^{TM} mode.

* Page provides register information.

Note 1: PIC16(L)F1783 only.

27.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 27-1 and Figure 27-2.



FIGURE 27-1: EUSART TRANSMIT BLOCK DIAGRAM

27.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See Section 6.2.2 "Internal Clock Sources" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 27.4.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

PIC16LF1782/3 PIC16F1782/3		Operating Conditions: (unless otherwise stated) Low-Power Sleep Mode Low-Power Sleep Mode, VREGPM = 1								
VDD	Note									
	Power-down Base Current	(IPD) ⁽²⁾								
D029		—	0.05	2	9	μA	1.8	ADC Current (Note 3),		
		—	0.08	3	10	μA	3.0	no conversion in progress		
D029		—	0.3	4	12	μA	2.3	ADC Current (Note 3),		
		—	0.4	5	13	μA	3.0	no conversion in progress		
		—	0.5	7	16	μA	5.0			
D030		—	250	_	—	μA	1.8	ADC Current (Note 3),		
		—	280	_	_	μA	3.0	conversion in progress		
D030		—	230	—	—	μA	2.3	ADC Current (Note 3, Note 4,		
		—	250	—	—	μA	3.0	Note 5), conversion in progress		
		—	350	_	_	μA	5.0			
D031		—	250	650	_	μA	3.0	Op Amp (High power)		
D031			250	650	—	μA	3.0	Op Amp (High power) (Note 5)		
		—	350	650		μA	5.0			
D032		—	250	650	_	μA	1.8	Comparator, Normal-Power mode		
		—	300	700	_	μA	3.0			
D032		_	280	650	—	μA	2.3	Comparator, Normal-Power mode		
		—	300	700	—	μA	3.0	(Note 5)		
		_	310	700		μA	5.0			

TABLE 30-3: POWER-DOWN CURRENTS (IPD)^(1,2,4) (CONTINUED)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: ADC oscillator source is FRC.

4: 0.1 μ F capacitor on VCAP.

5: VREGPM = 0.

*

30.5 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т						
F	Frequency	Т	Time			
Lowerca	ase letters (pp) and their meanings:					
рр						
сс	CCP1	OSC	OSC1			
ck	CLKOUT	rd	RD			
cs	CS	rw	RD or WR			
di	SDI	SC	SCK			
do	SDO	SS	SS			
dt	Data in	t0	TOCKI			
io	I/O PORT	t1	T1CKI			
mc	MCLR	wr	WR			
Uppercase letters and their meanings:						
S						
F	Fall	Р	Period			
Н	High	R	Rise			
1	Invalid (High-impedance)	V	Valid			
L	Low	Z	High-impedance			

FIGURE 30-4: LOAD CONDITIONS

