

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1782t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IAD	LL J-0.	SFLUIAL						')			
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	16 (Continued)	)									
831h	PSMC2CON	PSMC2EN	PSMC2LD	PSMC2DBFE	PSMC2DBRE		P2MOD	)E<3:0>		0000 0000	0000 0000
832h	PSMC2MDL	P2MDLEN	P2MDLPOL	P2MDLBIT	—		P2MSR	RC<3:0>		000- 0000	000- 0000
833h	PSMC2SYNC	_	_	_	—	_	_	P2SYN	C<1:0>	00	00
834h	PSMC2CLK	_	_	P2CPF	RE<1:0>	_	_	P2CSR	:C<1:0>	0000	0000
835h	PSMC2OEN	_	_	_	—	_	_	P2OEB	P2OEA	00	00
836h	PSMC2POL	—	P2INPOL	—	—	—	—	P2POLB	P2POLA	-000	-000
837h	PSMC2BLNK	—	_	P2FEB	3M<1:0>	—	—	P2REB	M<1:0>	0000	0000
838h	PSMC2REBS	P2REBIN	—	—	—	P2REBSC3	P2REBSC2	P2REBSC1		0 000-	0 000-
839h	PSMC2FEBS	P2FEBIN	—	—	—	P2FEBSC3	P2FEBSC2	P2FEBSC1		0 000-	0 000-
83Ah	PSMC2PHS	P2PHSIN	—	—	—	P2PHSC3	P2PHSC2	P2PHSC1	P2PHST	0 0000	0 0000
83Bh	PSMC2DCS	P2DCSIN	—	—	—	P2DCSC3	P2DCSC2	P2DCSC1	P2DCST	0 0000	0 0000
83Ch	PSMC2PRS	P2PRSIN	—	—	—	P2PRSC3	P2PRSC2	P2PRSC1	P2PRST	0 0000	0 0000
83Dh	PSMC2ASDC	P2ASE	P2ASDEN	P2ARSEN	—	—	—	—	P2ASDOV	0000	0000
83Eh	PSMC2ASDL	—	_	P2ASDLF	P2ASDLE	P2ASDLD	P2ASDLC	P2ASDLB	P2ASDLA	00 0000	00 0000
83Fh	PSMC2ASDS	P2ASDSIN	_	_	—	P2ASDSC3	P2ASDSC2	P2ASDSC1	_	0 000-	0 000-
840h	PSMC2INT	P2TOVIE	P2TPHIE	P2TDCIE	P2TPRIE	P2TOVIF	P2TPHIF	P2TDCIF	P2TPRIF	0000 0000	0000 0000
841h	PSMC2PHL	Phase Low Co	unt							0000 0000	0000 0000
842h	PSMC2PHH	Phase High Co	ount							0000 0000	0000 0000
843h	PSMC2DCL	Duty Cycle Lov	w Count							0000 0000	0000 0000
844h	PSMC2DCH	Duty Cycle Hig	gh Count							0000 0000	0000 0000
845h	PSMC2PRL	Period Low Co	ount							0000 0000	0000 0000
846h	PSMC2PRH	Period High Co	ount							0000 0000	0000 0000
847h	PSMC2TMRL	Time base Lov	v Counter							0000 0001	0000 0001
848h	PSMC2TMRH	Time base Hig	h Counter							0000 0000	0000 0000
849h	PSMC2DBR	rising Edge De	ad-band Cou	inter						0000 0000	0000 0000
84Ah	PSMC2DBF	Falling Edge D	ead-band Co	ounter						0000 0000	0000 0000
84Bh	PSMC2BLKR	rising Edge Bla	anking Count	er						0000 0000	0000 0000
84Ch	PSMC2BLKF	Falling Edge B	lanking Coun	iter						0000 0000	0000 0000
84Dh	PSMC2FFA	—	_	—	—	Frac	tional Frequer	ncy Adjust Reg	ister	0000	0000
84Eh	PSMC2STR0	—	_	—	—	—	—	P2STRB	P2STRA	01	01
84Fh	PSMC2STR1	P2SYNC	_	_	—	_	_	P2LSMEN	P2HSMEN	000	000
850h											
 86Fh	_	Unimplemente	D							_	—
Ban	k 17-30										
x0Ch											
or x8Ch											
to x1Fh	—	Unimplemente	d							-	-

#### TARIE 3-8. SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1:

These registers can be addressed from any bank. Unimplemented, read as '1'. PIC16F1782/3 only. 2:

3:

or x9Fh



### FIGURE 6-1: SIMPLIFIED PIC<sup>®</sup> MCU CLOCK SOURCE BLOCK DIAGRAM

#### 6.2.1.4 4x PLL

The oscillator module contains a 4x PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4x PLL must fall within specifications. See the PLL Clock Timing Specifications in Section 30.0 "Electrical Specifications".

The 4x PLL may be enabled for use by one of two methods:

- 1. Program the PLLEN bit in Configuration Words to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Words is programmed to a '1', then the value of SPLLEN is ignored.

#### 6.2.1.5 TIMER1 Oscillator

The Timer1 oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 6.3 "Clock Switching"** for more information.

### FIGURE 6-5:

#### QUARTZ CRYSTAL OPERATION (TIMER1 OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)
    - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
    - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

### 9.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP.
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared.

- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

CLKIN <sup>(1)</sup> CLKOUT <sup>(2)</sup>	Q1 Q2 Q3 Q4 /~_/~_/~_/ //	Q1 Q2 Q3  Q4 /~_/~_/	Q1	T1osc <sup>(3</sup>	Q1 Q2 Q3 Q4 /~_/~_/~_/ )/	Q1 Q2 Q3 Q4 /~_/~_/~_/ //	Q1  Q2  Q3  Q4 /~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Q1 Q2 Q3 Q4 
Interrupt flag	ı i 	י י י	·/		Interrupt Laten	су <sup>(4)</sup>	· - -	
GIE bit (INTCON reg.)	' '	<u>.</u> 	Processor in			<u>.</u>	<u>.                                    </u>	
Instruction Flow			; ; {/			; ; {/		
PC,		X PC+1	<u>X PC</u>	+2	<u>χ PC+2</u>	<u>X PC+2</u>	<u>X 0004n</u>	<u>x 0005n</u>
Instruction { Fetched	Inst(PC) = Sleep	Inst(PC + 1)	1 1		Inst(PC + 2)	1 1	Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC - 1)	Sleep	1 1 1		Inst(PC + 1)	Forced NOP	Forced NOP	Inst(0004h)
Note 1: E 2: ( 3: 1 4: (	External clock. Hig CLKOUT is shown T1osc; See Sectio GIE = 1 assumed.	h, Medium, Low n here for timing re on 30.0 "Electrica In this case after v	node assumed ference. I <b>I Specificatio</b> wake-up, the	d. <b>ons</b> ". processo	r calls the ISR at 0	0004h. If GIE = 0,	execution will cont	tinue in-line.

#### FIGURE 9-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT

## 9.3 Register Definitions: Voltage Regulator Control

### REGISTER 9-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1
_	—	—	—	—	—	VREGPM	Reserved
bit 7							bit 0
Lananda							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 1 VREGPM: Voltage Regulator Power Mode Selection bit

- 1 = Low-Power Sleep mode enabled in Sleep<sup>(2)</sup> Draws lowest current in Sleep, slower wake-up
- Normal-Power mode enabled in Sleep<sup>(2)</sup>
   Draws higher current in Sleep, faster wake-up
- bit 0 Reserved: Read as '1'. Maintain this bit set.

Note 1: "F" devices only.

2: See Section 30.0 "Electrical Specifications".

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page			
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	RAIF	79			
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	134			
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	133			
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	133			
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	80			
PIE2	OSEIE	C2IE	C1IE	EEIE	BCL1IE	—	C3IE	CCP2IE	81			
_	Unimplemented											
PIE4	—	—	PSMC2TIE	PSMC1TIE	—	—	PSMC2SIE	PSMC1SIE	82			
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	80			
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	C3IF	CCP2IF	84			
_	Unimplemen	ted							—			
PIR4	—	—	PSMC2TIF	PSMC1TIF	—	—	PSMC2SIF	PSMC1SIF	85			
STATUS	—	—	—	TO	PD	Z	DC	С	18			
VREGCON	—	—	—	—	—	—	VREGPM	Reserved	90			
WDTCON	_	—		١	WDTPS<4:0>			SWDTEN	94			

#### TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in Power-Down mode.

### **REGISTER 17-4:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u						
	AD<11:4>												
bit 7							bit 0						
Legend:													
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'									
u = Bit is unchanged x = Bit is unknown -n/n = V				-n/n = Value a	-n/n = Value at POR and BOR/Value at all other Resets								
'1' = Bit is set		'0' = Bit is clea	ared										

bit 7-0 AD<11:4>: ADC Result Register bits Upper 8 bits of 12-bit conversion result

#### **REGISTER 17-5:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         | AD<     | 3:0>    |         | —       | —       | —       | ADSIGN  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 AD<3:0>: ADC Result Register bits Lower 4 bits of 12-bit conversion result

bit 3-1 Extended LSb bits: These are cleared to zero by DC conversion.

bit 0 ADSIGN: ADC Result Sign bit

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page			
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR<1:0>		ADFVR<1:0>		137			
DACCON0	DACEN	—	DACOE1	DACOE2	DACPSS<1:0>		—	DACNSS	161			
DACCON1		DACR<7:0>										

#### TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

## 21.2 Register Definitions: Option Register

## REGISTER 21-1: OPTION\_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1					
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>						
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'								
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets					
'1' = Bit is set		'0' = Bit is cle	ared									
bit 7	WPUEN: We	ak Pull-Up Ena	ble bit									
	1 = All weak	pull-ups are dis	abled (except	MCLR, if it is	enabled)							
	0 = Weak pul	ll-ups are enabl	led by individu	al WPUx latch	values							
bit 6	INTEDG: Interrupt Edge Select bit											
	1 = Interrupt	on rising edge	of INT pin									
6.4. <b>F</b>		on failing edge										
DIT 5		neru Clock Sol	Irce Select bit									
	1 = 1 ransition 0 = 1 nternal in	nstruction cvcle	clock (Fosc/4	4)								
bit 4	TMR0SE: Tin	ner0 Source Ec	dae Select bit	,								
	1 = Incremen	t on high-to-low transition on TOCKI pin										
	0 = Incremen	it on low-to-high	n transition on	T0CKI pin								
bit 3	PSA: Presca	ler Assignment	bit									
	1 = Prescaler	r is not assigne	d to the Timer	0 module								
	0 = Prescaler	r is assigned to	the Timer0 m	odule								
bit 2-0	<b>PS&lt;2:0&gt;:</b> Pre	escaler Rate Se	elect bits									
	Bit	Value Timer0	Rate									
	C	000 1:2										
	C	001 <b>1:4</b>										
	(	1.0 11 1.1	6									
	1	LOO 1:3	2									
	1	LO1 1:6	4									
	1	L10 1:1	28									
	1	L11   1:2	56									

#### TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	79		
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		174				
TMR0	Timer0 Mo	ïmer0 Module Register									
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	114		

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

FIGURE 22-6:	TIMER1 GATE SINGLE	-PULSE AND TOGGLE COMBINED MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	Set by software Counting enabled or rising edge of T10	Cleared by hardware on falling edge of T1GVAL
t1g_in		
т1СКІ		
T1GVAL		
Timer1	Ν	N + 1 N + 2 N + 3 N + 4
TMR1GIF	<ul> <li>Cleared by software</li> </ul>	Set by hardware on falling edge of T1GVAL —

## 23.1 Timer2 Operation

The clock input to the Timer2 modules is the system instruction clock (Fosc/4).

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 23.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note: TMR2 is not cleared when T2CON is written.

## 23.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE, of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.

### 23.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 26.0 "Master Synchronous Serial Port (MSSP) Module"

## 23.4 Timer2 Operation During Sleep

The Timer2 timers cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

#### EXAMPLE 24-1: SINGLE-PHASE SETUP

;	Single-pl	nase PWM PSMC setup
;	Fully syn	nchronous operation
;	Period =	10 us
;	Duty cyc	le = 50%
	BANKSEL	PSMC1CON
	MOVLW	0x02 ; set period
	MOVWF	PSMC1PRH
	MOVLW	0x7F
	MOVWF	PSMC1PRL
	MOVLW	0x01 ; set duty cycle
	MOVWF	PSMC1DCH
	MOVLW	0x3F
	MOVWF	PSMC1DCL
	CLRF	PSMC1PHH ; no phase offset
	CLRF	PSMC1PHL
	MOVLW	0x01 ; PSMC clock=64 MHz
	MOVWF	PSMC1CLK
;	output or	n A, normal polarity
	BSF	PSMC1STR0,P1STRA
	BCF	PSMC1POL, P1POLA
	BSF	PSMC1OEN, P1OEA
;	set time	base as source for all events
	BSF	PSMCIPRS, PIPRST
	BSF	PSMCIPHS, PIPHST
	BSF D	PSMCIDCS, PIDCST
;	enable P	SMC in Single-Phase Mode
;	this also	D loads steering and time buffers
	MOVLW	B, II000000,
	MOAME	P DICCON
	BANKSEL	IRIGO O complemin duine
	BCF	ikise, o ; enable pin driver

#### FIGURE 24-4: SINGLE PWM WAVEFORM – PSMCXSTR0 = 01H

PWM Period Number	1	2	3
Period Event	[][		
Rising Edge Event			-
Falling Edge Event			
PSMCxA			

#### 24.3.7 PULSE-SKIPPING PWM

The pulse-skipping PWM is used to generate a series of fixed-length pulses that can be triggered at each period event. A rising edge event will be generated when any enabled asynchronous rising edge input is active when the period event occurs, otherwise no event will be generated.

The rising edge event occurs based upon the value in the PSMCxPH register pair.

The falling edge event always occurs according to the enabled event inputs without qualification between any two inputs.

#### 24.3.7.1 Mode Features

- No dead-band control available
- · No steering control available
- PWM is output to only one pin:
  - PSMCxA

### 24.3.7.2 Waveform Generation

#### Rising Edge Event

If any enabled asynchronous rising edge event = 1 when there is a period event, then upon the next synchronous rising edge event:

PSMCxA is set active

Falling Edge Event

PSMCxA is set inactive

**Note:** To use this mode, an external source must be used for the determination of whether or not to generate the set pulse. If the phase time base is used, it will either always generate a pulse or never generate a pulse based on the PSMCxPH value.



#### FIGURE 24-10: PULSE-SKIPPING PWM WAVEFORM

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	—	PxASDLF <sup>(1)</sup>	PxASDLE <sup>(1)</sup>	PxASDLD <sup>(1)</sup>	PxASDLC <sup>(1)</sup>	PxASDLB	PxASDLA
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemer	nted: Read as '	0'				
bit 5	PxASDLF: P	SMCx Output F	Auto-Shutdo	wn Pin Level b	oit <sup>(1)</sup>		
	1 = When a	uto-shutdown is	s asserted, pir	n PSMCxF will	drive logic '1'		
	0 = When a	auto-shutdown is	s asserted, pir	n PSMCxF will	drive logic '0'		
bit 4	PxASDLE: P	SMCx Output E	E Auto-Shutdo	wn Pin Level b	pit <sup>(1)</sup>		
	1 = When a	uto-shutdown is	s asserted, pir	n PSMCxE will	drive logic '1'		
1.11.0	0 = when a	auto-snutdown is	s asserted, pir				
bit 3	PXASDLD: F	SMCx Output I	J Auto-Shutdo	wn Pin Level i			
	1 = When a	auto-shutdown is	s asserted, pir	ווא PSMCxD will אין PSMCxD will	drive logic '1'		
bit 2			2 Auto-Shutdo				
	1 = When a	uto-shutdown is	s asserted nir		drive logic '1'		
	0 = When a	auto-shutdown is	s asserted, pir	n PSMCxC will	drive logic '0'		
bit 1	PxASDLB: F	SMCx Output E	3 Auto-Shutdo	wn Pin Level k	oit		
	1 = When a	auto-shutdown is	s asserted, pir	n PSMCxB will	drive logic '1'		
	0 = When a	auto-shutdown is	s asserted, pir	n PSMCxB will	drive logic '0'		
bit 0	PxASDLA: F	SMCx Output A	A Auto-Shutdo	wn Pin Level b	bit		
	1 = When a	auto-shutdown is	s asserted, pir	n PSMCxA will	drive logic '1'		
	0 = When a	auto-shutdown is	s asserted, pir	n PSMCxA will	drive logic '0'		

#### REGISTER 24-15: PSMCxASDL: PSMC AUTO-SHUTDOWN OUTPUT LEVEL REGISTER

**Note 1:** These bits are not implemented on PSMC2.

### 27.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 27.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 27.5.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 27.5.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant 8 bits to the TXREG register.

## TABLE 27-9: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	C2OUTSEL	CC1PSEL	SDOSEL	SCKSEL	SDISEL	TXSEL	RXSEL	CCP2SEL	111
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	-	WUE	ABDEN	322
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	79
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	80
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	83
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	321
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125
TXREG	EUSART Transmit Data Register								312*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	320

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave transmission.

\* Page provides register information.

Mnemonic,		Description	Cycles	14-Bit Opcode			)	Status	Notoo	
Oper	ands	Decomption		MSb			LSb	Affected	Notes	
BYTE-ORIENTED FILE REGISTER OPERATIONS										
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2	
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2	
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2	
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2	
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2	
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
CLRW	-	Clear W	1	00	0001	0000	00xx	Z		
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2	
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2	
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2	
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2	
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2	
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2	
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2	
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2	
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2	
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2	
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2	
		BYTE ORIENTED SKIP O	PERATIO	ONS						
DECESZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2	
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2	
		BIT-ORIENTED FILE REGIST		RATION	IS					
BCE	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2	
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2	
		BIT-ORIENTED SKIP O	PERATIO	NS	1					
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2	
LITERAL	OPERATIO	NS								
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z		
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z		
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk			
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk			
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk			
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z		
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z		
L										

#### TABLE 29-3: INSTRUCTION SET

**Note 1:** If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

TABLE 30-2:	SUPPLY VOLTAGE (I	dd) <sup>(1,2)</sup>
-------------	-------------------	----------------------

PIC16LF	1782/3	Standard Operating Conditions (unless otherwise stated)						
PIC16F1	782/3							
Param Device			Trent		11-24-	Conditions		
No.	Characteristics	win.	турт	wax.	Units	VDD	Note	
D009	LDO Regulator	_	75	_	μA	—	High-Power mode, normal operation	
			15	_	μA	_	Sleep VREGCON<1> = 0	
			0.3	_	μA	_	Sleep VREGCON<1> = 1	
D010			8	20	μA	1.8	Fosc = 32 kHz	
		—	12	24	μA	3.0	LP Oscillator mode (Note 4), -40°C $\leq$ TA $\leq$ +85°C	
D010			18	63	μA	2.3	Fosc = 32 kHz	
			20	74	μA	3.0	LP Oscillator mode (Note 4, 5),	
			22	79	μA	5.0	-40 C ≤ IA ≤ +85 C	
D012		—	160	650	μA	1.8	Fosc = 4 MHz	
		_	320	1000	μA	3.0	XT Oscillator mode	
D012			260	700	μA	2.3	Fosc = 4 MHz	
			330	1100	μA	3.0	XT Oscillator mode (Note 5)	
			380	1300	μA	5.0		

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: 0.1  $\mu$ F capacitor on VCAP.

6: 8 MHz crystal oscillator with 4x PLL enabled.



#### FIGURE 30-12: ADC CONVERSION TIMING (NORMAL MODE)





**Note 1:** If the ADC clock source is selected as RC, a time of TCY is added before the ADC clock starts. This allows the SLEEP instruction to be executed.

## TABLE 30-21: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)										
Param No.	Symbol	Charact	Min.	Тур	Max.	Units	Conditions			
SP90*	TSU:STA	Start condition	100 kHz mode	4700	—		ns	Only relevant for Repeated		
		Setup time	400 kHz mode	600	-	_		Start condition		
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first		
		Hold time	400 kHz mode	600	_	—		clock pulse is generated		
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns			
		Setup time	400 kHz mode	600	_	_				
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	—	ns			
		Hold time	400 kHz mode	600						

\* These parameters are characterized but not tested.



#### FIGURE 30-21: I<sup>2</sup>C<sup>™</sup> BUS DATA TIMING

### 32.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

## 32.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

NOTES: