

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1782t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

1.0	Device Overview	7
2.0	Enhanced Mid-Range CPU	. 13
3.0	Memory Organization	. 15
4.0	Device Configuration	40
5.0	Resets	. 46
6.0	Oscillator Module (with Fail-Safe Clock Monitor)	. 54
7.0	Reference Clock Module	. 72
8.0	Interrupts	. 75
9.0	Power-Down Mode (Sleep)	. 88
10.0	Low Dropout (LDO) Voltage Regulator	. 92
11.0	Watchdog Timer (WDT)	. 93
12.0	Data EEPROM and Flash Program Memory Control	. 97
13.0	I/O Ports	110
14.0	Interrupt-On-Change	132
15.0	Fixed Voltage Reference (FVR)	136
16.0	Temperature Indicator Module	139
17.0	Analog-to-Digital Converter (ADC) Module	141
18.0	Operational Amplifier (OPA) Modules	156
19.0	Digital-to-Analog Converter (DAC) Module	159
20.0	Comparator Module	164
21.0	Timer0 Module	173
22.0	Timer1 Module with Gate Control	176
23.0	Timer2 Module	187
24.0	Programmable Switch Mode Control (PSMC)	191
25.0	Capture/Compare/PWM Modules	247
26.0	Master Synchronous Serial Port (MSSP) Module	257
27.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	311
28.0	In-Circuit Serial Programming™ (ICSP™)	340
29.0	Instruction Set Summary	342
30.0	Electrical Specifications	356
31.0	DC and AC Characteristics Graphs and Charts	389
32.0	Development Support	413
33.0	Packaging Information	418
The N	Nicrochip Web Site	432
Custo	omer Change Notification Service	432
Custo	omer Support	432
Produ	uct Identification System	433

## 3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



### 3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

### 3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

## 3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

### 3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

# PIC16(L)F1782/3



### FIGURE 6-1: SIMPLIFIED PIC<sup>®</sup> MCU CLOCK SOURCE BLOCK DIAGRAM

## 6.6 Register Definitions: Oscillator Control

### REGISTER 6-1: OSCCON: OSCILLATOR CONTROL REGISTER

							1	
R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0	
SPLLEN		IRCF	<3:0>		—	SCS<1:0>		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7 <b>SPLLEN:</b> Software PLL Enable bit <u>If PLLEN in Configuration Words = 1:</u> SPLLEN bit is ignored. 4x PLL is always enabled (subject to oscillator requirements) <u>If PLLEN in Configuration Words = 0:</u> 1 = 4x PLL Is enabled 0 = 4x PLL is disabled								
bit 6-3	<pre>IRCF&lt;3:0&gt;: 1111 = 16 1110 = 8 M 1101 = 4 M 1100 = 2 M 1011 = 1 M 1010 = 500 1001 = 250 1000 = 125 0111 = 500 0110 = 250 0101 = 125 0100 = 62. 0011 = 31. 0010 = 31. 000x = 31</pre>	Internal Oscillat MHz HF or 32 M IHz or 32 MHz H IHz HF IHz HF IHz HF <sup>(1)</sup> IHz HF <sup>(1)</sup> IHz HF <sup>(1)</sup> IHz HF <sup>(1)</sup> IHz MF IHz MF IHz MF IHz MF IHz MF IHz MF IHZ HF <sup>(1)</sup>	or Frequency /Hz HF <sup>(2)</sup> HF <sup>(2)</sup>	Select bits				
bit 2 bit 1-0	Unimpleme SCS<1:0>: 9 1x = Interna 01 = Timer1 00 = Clock c	nted: Read as ' System Clock S I oscillator block oscillator letermined by F	o' elect bits SSC<2:0> in	Configuration W	/ords.			
Note 1: Du	plicate frequer	ncy derived from	HFINTOSC.					

2: 32 MHz when SPLLEN bit is set. Refer to Section 6.2.2.6 "32 MHz Internal Oscillator Frequency Selection".

R/M/_0/(	D R/W_0/0	R/M/_0/0	R/W_0/0	R/\/\_0/0	11-0	R/M/_0/0	R/W_0/0
	C2IE	C1IE	FEIE	BCI 1IE	<u> </u>		
bit 7	OZIL	OTIL		BOLIIL	_	COIL	bit 0
							bit 0
l egend:							
R = Reada	able bit	W = Writable	bit	U = Unimple	mented bit read	as '0'	
u = Bit is u	inchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is	set	0' = Bit is clear	ared				
1 Dit io			aiou				
bit 7	<b>OSFIE:</b> Oscill	ator Fail Interr	upt Enable bit				
	1 = Enables	the Oscillator F	ail interrupt				
	0 = Disables	the Oscillator I	ail interrupt				
bit 6	C2IE: Compa	rator C2 Interro	upt Enable bit				
	1 = Enables	the Comparato	r C2 interrupt				
	0 = Disables	the Comparate	or C2 interrup	t			
bit 5	C1IE: Compa	rator C1 Interro	upt Enable bit				
	1 = Enables	the Comparato	r C1 interrupt	t			
hit 4		M Write Com	oletion Interru	nt Enable bit			
	1 = Enables t	the EEPROM	Vrite Complet	tion interrupt			
	0 = Disables	the EEPROM	Write Comple	tion interrupt			
bit 3	BCL1IE: MSS	SP Bus Collisio	n Interrupt Er	nable bit			
	1 = Enables	the MSSP Bus	Collision Inte	rrupt			
	0 = Disables	the MSSP Bus	Collision Inte	errupt			
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	C3IE: Compa	rator C3 Interro	upt Enable bit				
	1 = Enables	the Comparato	r C3 Interrupt	: +			
hit 0		2 Interrunt En	able hit	L			
bit 0	1 = Enables 1	the CCP2 inter	runt				
	0 = Disables	the CCP2 inte	rrupt				
Note:		TCON register	must he				
	set to enable any p	peripheral inter	rupt.				

## REGISTER 8-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

## 12.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EEDATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Words, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

## 12.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

#### 12.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

## 12.2 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to **Section 30.0 "Electrical Specifications"**. If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

#### 12.2.1 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 12-1: DATA EEPROM READ

BANKSEI	EEADRL	;
MOVLW	DATA_EE_ADD	R ;
MOVWF	EEADRL	;Data Memory
		;Address to read
BCF	EECON1, CFG	S ;Deselect Config space
BCF	EECON1, EEP	GD;Point to DATA memory
BSF	EECON1, RD	;EE Read
MOVF	EEDATL, W	;W = EEDATL

Note: Data EEPROM can be read regardless of the setting of the CPD bit.

## 12.2.2 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set the WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

## 12.2.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

#### 12.2.4 DATA EEPROM OPERATION DURING CODE-PROTECT

Data memory can be code-protected by programming the CPD bit in the Configuration Words to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

## REGISTER 12-6: EECON2: EEPROM CONTROL 2 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		l	EEPROM Co	ontrol Register 2			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
S = Bit can onl	y be set	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

#### bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to Section 12.2.2 "Writing to the Data EEPROM Memory" for more information.

#### TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	107	
EECON2	EEPROM Control Register 2 (not a physical register)									
EEADRL				EEADF	RL<7:0>				106	
EEADRH	(1)		EEADRH<6:0>							
EEDATL				EEDAT	[L<7:0>				106	
EEDATH	_	_			EEDAT	H<5:0>			106	
INTCON	GIE	PEIE	PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCIF						79	
PIE2	OSEIE	C2IE	C1IE	EEIE	BCL1IE	—	C3IE	CCP2IE	81	
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	C3IF	CCP2IF	84	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by data EEPROM module.

\* Page provides register information.

2: Unimplemented, read as '1'.

## 13.2 Register Definitions: Alternate Pin Function Control

## REGISTER 13-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
C2OUTSEL	CCP1SEL	SDOSEL	SCKSEL	SDISEL	TXSEL	RXSEL	CCP2SEL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit /		C2OUT Pin Se	lection bit				
	1 = C20011 0 = C20011	s on pin RA6 s on pin RA5					
bit 6	CCP1SEL: C	CP1 Input/Outr	out Pin Select	ion bit			
	1 = CCP1 is	on pin RB0					
	0 = CCP1 is	on pin RC2					
bit 5	SDOSEL: MS	SSP SDO Pin S	election bit				
	1 = SDO is o	n pin RB5					
	0 = SDO is o	n pin RC5					
bit 4	SCKSEL: MS	SP Serial Cloc	k (SCL/SCK)	Pin Selection I	bit		
	1 = SCL/SCR	Lis on pin RB7					
hit 3		SP Serial Data		utnut Pin Selec	tion bit		
bit o	1 = SDA/SDI	is on pin RB6	(02/1021) 01				
	0 = SDA/SDI	is on pin RC4					
bit 2	TXSEL: TX P	in Selection bit					
	1 = TX is on	pin RB6					
	0 = TX is on	pin RC6					
bit 1	RXSEL: RX F	Pin Selection bi	t				
	1 = RX is on	pin RB7					
L:1 0				: h:4			
DIT U		CP2 Input/Outp	out Pin Select	ion bit			
	1 = CCP2 IS $0 = CCP2 ic$	on pin RC1					
	0 - 001 2 13						

## 13.4 Register Definitions: PORTA

#### REGISTER 13-2: PORTA: PORTA REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable b	oit	U = Unimplem	ented bit, read a	as '0'	
u = Bit is uncha	nged	x = Bit is unkno	own	-n/n = Value a	t POR and BOR	/Value at all othe	er Resets
'1' = Bit is set		'0' = Bit is clea	red				

bit 7-0 RA<7:0>: PORTA I/O Value bits<sup>(1)</sup> 1 = Port pin is > VIH 0 = Port pin is < VIL

## REGISTER 13-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7  | TRISA6  | TRISA5  | TRISA4  | TRISA3  | TRISA2  | TRISA1  | TRISA0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

TRISA<7:0>: PORTA Tri-State Control bits

 $\ensuremath{\mathtt{1}}$  = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

#### REGISTER 13-4: LATA: PORTA DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATA7   | LATA6   | LATA5   | LATA4   | LATA3   | LATA2   | LATA1   | LATA0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

## bit 7-4 LATA<7:0>: PORTA Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

## 13.7 PORTC Registers

#### 13.7.1 DATA REGISTER

PORTC is an 8-bit wide bidirectional port. The corresponding data direction register is TRISC (Register 13-19). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 13-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 13-18) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

### 13.7.2 DIRECTION CONTROL

The TRISC register (Register 13-19) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

### 13.7.3 OPEN DRAIN CONTROL

The ODCONC register (Register 13-22) controls the open-drain feature of the port. Open drain operation is independently selected for each pin. When an ODCONC bit is set, the corresponding port output becomes an open drain driver capable of sinking current only. When an ODCONC bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

### 13.7.4 SLEW RATE CONTROL

The SLRCONC register (Register 13-23) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONC bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONC bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

### 13.7.5 INPUT THRESHOLD CONTROL

The INLVLC register (Register 13-24) controls the input voltage threshold for each of the available PORTC input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTC register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Section TABLE 30-1: "Supply

Voltage" for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

### 13.7.6 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 13-7.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority. Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

Pin Name	Function Priority <sup>(1)</sup>
RC0	T1OSO PSMC1A RC0
RC1	PSMC1B CCP2 RC1
RC2	PSMC1C CCP1 RC2
RC3	PSMC1D SCL SCK RC3
RC4	PSMC1E SDA RC4
RC5	PSMC1F SDO RC5
RC6	PSMC2A TX/CK RC6
RC7	PSMC2B DT RC7

TABLE 13-7: PORTC OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

## 17.3 Register Definitions: ADC Control

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ADRMD			CHS<4:0>			GO/DONE	ADON
bit 7						•	bit 0
Legend:							
R = Readab	le bit	W = Writable bi	t	U = Unimplem	ented bit, read a	is '0'	
u = Bit is und	changed	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/	Value at all other	Resets
'1' = Bit is se	et	'0' = Bit is clear	ed				
bit 7	ADRMD: ADC 1 = ADRESL 0 = ADRESL See Figure 17-	Result Mode bit and ADRESH pro and ADRESH pro 3 for details	ovide data form ovide data form	atted for a 10-bit atted for a 12-bit	result result		
bit 6-2	CHS<4:0>: Po 11111 = FVR 1110 = DAC 11101 = Tem 11100 = Res 01110 = Res 01110 = AN1 01001 = AN1 01001 = AN1 01001 = AN1 01001 = AN9 01000 = AN8 00111 = Res 00101 = Res 00101 = Res 00101 = Res 00101 = AN3 00011 = AN3 00011 = AN1	sitive Differential (Fixed Voltage F 2_output <sup>(2)</sup> perature Indicato erved. No channe 3 2 1 0 erved. No channe erved. No channe erved. No channe	Input Channel : Reference) Buffe (4) el connected. el connected. el connected. el connected. el connected.	Select bits er 1 Output <sup>(3)</sup>			
bit 1	GO/DONE: AD 1 = ADC conve This bit is a 0 = ADC conve	C Conversion St ersion cycle in pro automatically cleatersion completed	atus bit ogress. Setting ared by hardwar /not in progress	this bit starts an A e when the ADC	ADC conversion conversion has	cycle. completed.	
bit 0	ADON: ADC E 1 = ADC is ena 0 = ADC is dis	nable bit abled abled and consu	mes no operatir	g current			
Note 1: 2: 3:	See Section 19.0 " See Section 15.0 " See Section 16.0 "	Digital-to-Analog Fixed Voltage Re Temperature Inc	g Converter (D. eference (FVR) licator Module <sup>3</sup>	AC) Module" for " for more inform ' for more inform	more informatic ation. ation.	on.	

## REGISTER 17-1: ADCON0: ADC CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CxINTP	CxINTN		CxPCH<2:0>			CxNCH<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	CxINTP: Cor 1 = The CxIF 0 = No interr	nparator Interru <sup>=</sup> interrupt flag v upt flag will be	pt on Positive will be set upo set on a positi	Going Edge E n a positive goi ve going edge	nable bits ng edge of the of the CxOUT	CxOUT bit bit	
bit 6	<b>CxINTN:</b> Cor 1 = The CxIF 0 = No interr	mparator Interru <sup>=</sup> interrupt flag v rupt flag will be	upt on Negative will be set upor set on a negat	e Going Edge E n a negative go tive going edge	Enable bits bing edge of the of the CxOUT	e CxOUT bit bit	
bit 5-3	CxPCH<2:0> 111 = CxVP 110 = CxVP 101 = CxVP 100 = Resen 011 = Resen 010 = Resen 001 = CxVP 000 = CxVP	Comparator F connects to AC connects to FV connects to DA ved, input floati ved, input floati ved, input floati connects to Cx connects to Cx	Positive Input ( SND R Buffer 2 (C_output ng ng ng IN1+ pin IN0+ pin	Channel Select	bits		
bit 2-0	CxNCH<2:0> 111 = CxVN 110 = CxVN 101 = Resen 100 = Resen 011 = CxVN 010 = CxVN 001 = CxVN 000 = CxVN	Comparator I connects to AC unconnected, i ved, input floati ved, input floati connects to Cx connects to Cx connects to Cx connects to Cx connects to Cx	Negative Input GND nput floating ng IN3- pin IN2- pin IN1- pin IN0- pin	Channel Selec	ot bits		

## REGISTER 20-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

#### 24.1.1 PERIOD EVENT

The period event determines the frequency of the active pulse. Period event sources include any combination of the following:

- PSMCxTMR counter match
- · PSMC input pin
- sync\_C1OUT
- sync\_C2OUT
- sync\_C3OUT
- •

Period event sources are selected with the PSMC Period Source (PSMCxPRS) register (Register 24-13).

Section 24.2.1.2 "16-bit Period Register" contains details on configuring the PSMCxTMR counter match for synchronous period events.

All period events cause the PSMCxTMR counter to reset on the counting clock edge immediately following the period event. The PSMCxTMR counter resumes counting from zero on the counting clock edge after the period event Reset.

During a period, the rising event and falling event are each permitted to occur only once. Subsequent rising or falling events that may occur within the period are suppressed, thereby preventing output chatter from spurious inputs.

#### 24.1.2 RISING EDGE EVENT

The rising edge event determines the start of the active drive period. The rising edge event is also referred to as the phase because two synchronized PSMC peripherals may have different rising edge events relative to the period start, thereby creating a phase relationship between the two PSMC peripheral outputs.

Depending on the PSMC mode, one or more of the PSMC outputs will change in immediate response to the rising edge event. Rising edge event sources include any combination of the following:

- Synchronous:
- PSMCxTMR time base counter match
- Asynchronous:
  - PSMC input pin
  - sync\_C1OUT
  - sync\_C2OUT
  - sync\_C3OUT
- -

Rising edge event sources are selected with the PSMC Phase Source (PSMCxPHS) register (Register 24-11).

For configuring the PSMCxTMR time base counter match for synchronous rising edge events, see **Section 24.2.1.3 "16-bit Phase Register"**.

The first rising edge event in a cycle period is the only one permitted to cause action. All subsequent rising edge events in the same period are suppressed to prevent the PSMC output from chattering in the presence of spurious event inputs. A rising edge event is also suppressed when it occurs after a falling edge event in the same period.

The rising edge event also triggers the start of two other timers when needed: falling edge blanking and dead-band period. For more detail refer to Section 24.2.8 "Input Blanking" and Section 24.4 "Dead-Band Control".

When the rising edge event is delayed from the period start, the amount of delay subtracts from the total amount of time available for the drive duty cycle. For example, if the rising edge event is delayed by 10% of the period time, the maximum duty cycle for that period is 90%. A 100% duty cycle is still possible in this example, but duty cycles from 90% to 100% are not possible.

#### 24.1.3 FALLING EDGE EVENT

The falling edge event determines the end of the active drive period. The falling edge event is also referred to as the duty cycle because varying the falling edge event, while keeping the rising edge event and period events fixed, varies the active drive duty cycle.

Depending on the PSMC mode, one or more of the PSMC outputs will change in immediate response to the falling edge event. Falling edge event sources include any combination of the following:

- Synchronous:
  - PSMCxTMR time base counter match
- Asynchronous:
  - PSMC input pin
  - sync\_C1OUT
  - sync\_C2OUT
  - sync\_C3OUT

-

Falling edge event sources are selected with PSMC Duty Cycle Source (PSMCxDCS) register (Register 24-12).

For configuring the PSMCxTMR time base counter match for synchronous falling edge events, see **Section 24.2.1.4 "16-bit Duty Cycle Register"**.

The first falling edge event in a cycle period is the only one permitted to cause action. All subsequent falling edge events in the same period are suppressed to prevent the PSMC output from chattering in the presence of spurious event inputs.

A falling edge event suppresses any subsequent rising edges that may occur in the same period. In other words, if an asynchronous falling event input should come late and occur early in the period, following that for which it was intended, the rising edge in that period will be suppressed. This will have a similar effect as pulse skipping.

The falling edge event also triggers the start of two other timers: rising edge blanking and dead-band period. For more detail refer to Section 24.2.8 "Input Blanking" and Section 24.4 "Dead-Band Control".

#### 24.3.9 ECCP COMPATIBLE FULL-BRIDGE PWM

This mode of operation is designed to match the Full-Bridge mode from the ECCP module. It is called ECCP compatible as the term "full-bridge" alone has different connotations in regards to the output waveforms.

Full-Bridge Compatible mode uses the same waveform events as the single PWM mode to generate the output waveforms.

There are both Forward and Reverse modes available for this operation, again to match the ECCP implementation. Direction is selected with the mode control bits.

#### 24.3.9.1 Mode Features

- · Dead-band control available on direction switch
  - Changing from forward to reverse uses the falling edge dead-band counters.
  - Changing from reverse to forward uses the rising edge dead-band counters.
- No steering control available
- PWM is output on the following four pins only:
  - PSMCxA
  - PSMCxB
  - PSMCxC
  - PSMCxD

## 24.3.9.2 Waveform Generation - Forward

In this mode of operation, three of the four pins are static. PSMCxA is the only output that changes based on rising edge and falling edge events.

#### Static Signal Assignment

- · Outputs set to active state
  - PSMCxD
- · Outputs set to inactive state
  - PSMCxB
  - PSMCxC

Rising Edge Event

· PSMCxA is set active

Falling Edge Event

· PSMCxA is set inactive

#### 24.3.9.3 Waveform Generation – Reverse

In this mode of operation, three of the four pins are static. Only PSMCxB toggles based on rising edge and falling edge events.

#### Static Signal Assignment

- Outputs set to active state
  - PSMCxC
- · Outputs set to inactive state
  - PSMCxA
  - PSMCxD

#### Rising Edge Event

· PSMCxB is set active

#### Falling Edge Event

· PSMCxB is set inactive

#### FIGURE 24-12: ECCP COMPATIBLE FULL-BRIDGE PWM WAVEFORM – PSMCXSTR0 = 0FH

PWM Period Number	1	2	3	4	5	6	7		9	10	11	-12
	<b>-</b>	Forward	mode o	peration	<b>•</b>	<b>-</b>	Reverse	e mode c	peration			
Period Event												
Falling Edge Event												
PSMCxA												-
PSMCxB											1 1 1	
PSMCxC												
					-	Fallir	ig Edge l	Dead Ba	Rising	Edge De →	ad Ban	3
PSMCxD												†

## 25.2 Compare Mode

The Compare mode function described in this section is available and identical for all CCP modules.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:

- · Toggle the CCPx output
- Set the CCPx output
- · Clear the CCPx output
- Generate an Auto-conversion Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 25-2 shows a simplified diagram of the compare operation.

## FIGURE 25-2: COMPARE MODE OPERATION BLOCK DIAGRAM



## 25.2.1 CCPX PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

The CCP2 pin function can be moved to alternate pins using the APFCON register (Register 13-1). Refer to **Section 13.1 "Alternate Pin Function**" for more details.

Note:	Clearing the CCPxCON register will force
	the CCPx compare output latch to the
	default low level. This is not the PORT I/O
	data latch.

## 25.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode. See Section 22.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

### 25.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

## 25.2.4 AUTO-CONVERSION TRIGGER

When Auto-conversion Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode.

The Auto-conversion Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Auto-conversion Trigger output starts an ADC conversion (if the ADC module is enabled). This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

Refer to Section 17.2.5 "Auto-Conversion Trigger" for more information.

- Note 1: The Auto-conversion Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
  - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Auto-conversion Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

## 25.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

 $\ensuremath{\textcircled{}^\circ}$  2011-2014 Microchip Technology Inc.

#### 26.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPSTAT register is set, or bit SSPOV of the SSPCON1 register is set. The BOEN bit of the SSPCON3 register modifies this operation. For more information see Register 26-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSP1IF, must be cleared by software.

When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPCON1 register, except sometimes in 10-bit mode. See Section 26.2.3 "SPI Master Mode" for more detail.

#### 26.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 26-13 and Figure 26-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish  $I^2C$  communication.

- 1. Start bit detected.
- 2. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSP1IF bit.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- Slave drives SDA low sending an ACK to the master, and sets SSP1IF bit.
- 10. Software clears SSP1IF.
- 11. Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPSTAT, and the bus goes idle.

#### 26.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus<sup>™</sup> that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communication. Figure 26-15 displays a module using both address and data holding. Figure 26-16 includes the operation with the SEN bit of the SSPCON2 register set.

- 1. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSPCON3 register to determine if the SSP1IF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSP1IF.
- Note: SSP1IF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSP1IF not set
- 11. SSP1IF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is une	changed	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared	HC = Cleared	d by hardware	S = User set	
bit 7	<b>GCEN:</b> General 1 = Enable int 0 = General c	ral Call Enable terrupt when a all address dis	e bit (in I <sup>2</sup> C Sla general call a sabled	ve mode only) ddress (0x00 d	or 00h) is receiv	ed in the SSPS	ŝR
bit 6	ACKSTAT: Ac 1 = Acknowle 0 = Acknowle	cknowledge Sta dge was not re dge was receiv	atus bit (in I <sup>2</sup> C eceived ved	mode only)			
bit 5	ACKDT: Ackr In Receive me Value transmi 1 = Not Ackno 0 = Acknowle	nowledge Data ode: itted when the owledge dge	bit (in I <sup>2</sup> C mo	de only) an Acknowledg	le sequence at t	the end of a rea	ceive
bit 4	ACKEN: Ackr In Master Rec 1 = Initiate A Automati 0 = Acknowle	nowledge Sequ <u>ceive mode:</u> Acknowledge cally cleared b edge sequence	uence Enable sequence on y hardware. e idle	bit (in I <sup>2</sup> C Mas SDA and S	ter mode only) CL pins, and	transmit ACk	(DT data bit.
bit 3	RCEN: Recei 1 = Enables F 0 = Receive io	ve Enable bit ( Receive mode dle	in I <sup>2</sup> C Master for I <sup>2</sup> C	mode only)			
bit 2	PEN: Stop Co SCKMSSP Re 1 = Initiate Sto 0 = Stop cond	ondition Enable <u>elease Control</u> op condition or dition Idle	e bit (in I <sup>2</sup> C Ma <u>:</u> 1 SDA and SC	ster mode only L pins. Automa	y) atically cleared l	by hardware.	
bit 1	RSEN: Repea 1 = Initiate R 0 = Repeated	ated Start Con epeated Start of d Start conditio	dition Enable t condition on S n Idle	bit (in I <sup>2</sup> C Mast DA and SCL p	er mode only) ins. Automatica	lly cleared by h	ardware.
bit 0	SEN: Start Co In Master mod 1 = Initiate Sta 0 = Start cond In Slave mode 1 = Clock stre 0 = Clock stre	ondition Enable de: art condition or dition Idle e: etching is enab etching is disat	e/Stretch Enab n SDA and SC led for both sla pled	le bit L pins. Autom ave transmit ar	atically cleared	by hardware. e (stretch enabl	ed)
Note 1				ha 1 <sup>2</sup> C madula	is not in the ldl	o modo this his	t may not be

#### REGISTER 26-3: SSPCON2: SSP CONTROL REGISTER 2

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
			MSH	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'		
u = Bit is unch	t is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7-1	MSK<7:1>:	Mask bits						
	1 = The rec	eived address b	it n is compa	red to SSPADD	<n> to detect I<sup>2</sup></n>	<sup>2</sup> C address mat	tch	
	0 = The rec	eived address b	it n is not use	d to detect I <sup>2</sup> C	address match			
bit 0	<b>MSK&lt;0&gt;:</b> M	ask bit for I <sup>2</sup> C S	lave mode, 1	0-bit Address				

#### REGISTER 26-5: SSPMSK: SSP MASK REGISTER

- I<sup>2</sup>C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111): 1 = The received address bit 0 is compared to SSPADD<0> to detect  $I^2C$  address match

  - 0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match
  - I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

## **REGISTER 26-6:** SSPADD: MSSP ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | ADD<    | <7:0>   |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### Master mode:

bit 7-0	ADD<7:0>: Baud Rate Clock Divider bits
	SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

#### <u>10-Bit Slave mode — Most Significant Address Byte:</u>

- bit 7-3 Not used: Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

#### <u>10-Bit Slave mode — Least Significant Address Byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address
---------------------------------

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

## 27.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

#### 27.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

#### 27.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

#### 27.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.