



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1783-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF		
bit 7		L	I			I	bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is uncl	hanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	TMR1GIF: In	ner1 Gate Inte	rrupt Flag bit						
	1 = Interrupt is 0 = Interrupt is	s penaing s not pendina							
bit 6	ADIF: ADC C	onverter Interri	upt Flag bit						
	1 = Interrupt is	s pending							
	0 = Interrupt is	s not pending							
bit 5	RCIF: USART	Receive Inter	rupt Flag bit						
	1 = Interrupt is	s pending							
hit 4		s not pending	runt Elog hit						
DIL 4	1 = Interrunt in	nansmit mer	Tupt Flag bit						
	0 = Interrupt is	s not pending							
bit 3	SSP1IF: Sync	hronous Seria	I Port (MSSP)	Interrupt Flag	bit				
	1 = Interrupt is	s pending							
	0 = Interrupt is	s not pending							
bit 2	CCP1IF: CCF	1 Interrupt Fla	g bit						
	1 = Interrupt is	s pending							
bit 1	TMR2IF: Time	er2 to PR2 Inte	rrupt Flag bit						
	1 = Interrupt is	s pendina	in up thing bit						
	0 = Interrupt is	s not pending							
bit 0	TMR1IF: Time	er1 Overflow In	iterrupt Flag bi	t					
	1 = Interrupt is	s pending							
	0 = Interrupt is	s not pending							
Note: Int	terrupt flag bits a	re set when an	interrupt						
CO	ndition occurs, re	egardless of the	e state of						
Enable bit GIE of the INTCON register									
Us	ser software	should ensu	ure the						
ар	propriate interru	upt flag bits a	are clear						
pri	ior to enabling ar	n interrupt.							

REGISTER 8-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0		
—		PSMC2TIF	PSMC1TIF	—		PSMC2SIF	PSMC1SIF		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value	at POR and BOI	R/Value at all c	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	Unimplemen	ted: Read as '	0'						
bit 5	PSMC2TIF: P	SMC2 Time B	ase Interrupt F	-lag bit					
	1 = Interrupt is pending 0 = Interrupt is not pending								
bit 4	PSMC1TIF: PSMC1 Time Base Interrupt Flag bit								
	1 = Interrupt i	s pending		U					
	0 = Interrupt is	s not pending							
bit 3-2	Unimplemen	ted: Read as '	0'						
bit 1	PSMC2SIF: F	PSMC2 Auto-sh	nutdown Flag	bit					
	1 = Interrupt i	s pending							
	0 = Interrupt is	s not pending							
bit 0	PSMC1SIF: ⊦	'SMC1 Auto-sh	hutdown Flag	bit					
	1 = Interrupt is	s pending							
Note: Int	terrupt flag bits a	re set when an	interrupt						
CO	ndition occurs, re	egardless of the	e state of						
lts Fr	able bit. GIF o	f the INTCON	register.						
Us	ser software	should ensu	ure the						
ар	propriate interru	upt flag bits a	are clear						
pr	ior to enabling ar	n interrupt.							

REGISTER 8-7: PIR4: PERIPHERAL INTERRUPT REQUEST REGISTER 4

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	79
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			174
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	80
PIE2	OSEIE	C2IE	C1IE	EEIE	BCL1IE	_	C3IE	CCP2IE	81
—	Unimplement	ted							_
PIE4	—		PSMC2TIE	PSMC1TIE		—	PSMC2SIE	PSMC1SIE	82
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	83
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	C3IF	CCP2IF	84
_	Unimplemented								
PIR4	—	—	PSMC2TIF	PSMC1TIF	_	—	PSMC2SIF	PSMC1SIF	85

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

21.2 Register Definitions: Option Register

REGISTER 21-1: OPTION_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1				
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>					
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	WPUEN: We	ak Pull-Up Ena	ble bit								
	1 = All weak	pull-ups are dis	abled (except	MCLR, if it is	enabled)						
	0 = Weak pul	ll-ups are enabl	led by individu	al WPUx latch	values						
bit 6	INTEDG: Inte	errupt Edge Sel	ect bit								
	1 = Interrupt	on rising edge	ising edge of INT pin								
6.4. F		on failing edge									
DIT 5		neru Clock Sol									
	0 = Internal instruction cycle clock (Fosc/4)										
bit 4	TMR0SE: Tin	ner0 Source Ec	dae Select bit	,							
	1 = Increment on high-to-low transition on T0CKI pin										
	0 = Increment on low-to-high transition on TOCKI pin										
bit 3	PSA: Presca	ler Assignment	bit								
	1 = Prescaler	r is not assigne	d to the Timer	0 module							
	0 = Prescaler	r is assigned to	the Timer0 m	odule							
bit 2-0	PS<2:0>: Pre	escaler Rate Se	elect bits								
	Bit	Value Timer0	Rate								
	C	000 1:2									
	C	001 1:4									
	(1.0 11 1.1	6								
	1	LOO 1:3	2								
	1	LO1 1:6	4								
	1	L10 1:1	28								
	1	L11 1:2	56								

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	79
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		174		
TMR0	Timer0 Module Register								172*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	114

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

23.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2
- Optional use as the shift clock for the MSSP module

See Figure 23-1 for a block diagram of Timer2.



FIGURE 23-1: TIMER2 BLOCK DIAGRAM

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
PSMCxTMRL<7:0>									
bit 7							bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown -n/n = Value a		at POR and BO	R/Value at all o	other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

REGISTER 24-17: PSMCxTMRL: PSMC TIME BASE COUNTER LOW REGISTER

bit 7-0 **PSMCxTMRL<7:0>:** 16-bit PSMCx Time Base Counter Least Significant bits = PSMCxTMR<7:0>

REGISTER 24-18: PSMCxTMRH: PSMC TIME BASE COUNTER HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1			
PSMCxTMRH<7:0>										
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

PSMCxTMRH<7:0>: 16-bit PSMCx Time Base Counter Most Significant bits

= PSMCxTMR<15:8>

25.2 Compare Mode

The Compare mode function described in this section is available and identical for all CCP modules.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:

- · Toggle the CCPx output
- Set the CCPx output
- · Clear the CCPx output
- · Generate an Auto-conversion Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 25-2 shows a simplified diagram of the compare operation.

FIGURE 25-2: COMPARE MODE OPERATION BLOCK DIAGRAM



25.2.1 CCPX PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

The CCP2 pin function can be moved to alternate pins using the APFCON register (Register 13-1). Refer to **Section 13.1 "Alternate Pin Function**" for more details.

Note:	Clearing the CCPxCON register will force
	the CCPx compare output latch to the
	default low level. This is not the PORT I/O
	data latch.

25.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode. See Section 22.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

25.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

25.2.4 AUTO-CONVERSION TRIGGER

When Auto-conversion Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode.

The Auto-conversion Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Auto-conversion Trigger output starts an ADC conversion (if the ADC module is enabled). This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

Refer to Section 17.2.5 "Auto-Conversion Trigger" for more information.

- Note 1: The Auto-conversion Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Auto-conversion Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

25.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

© 2011-2014 Microchip Technology Inc.

26.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 26-1 shows the block diagram of the MSSP module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 26-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, 8 bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 26-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.

26.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPSTAT register is set, or bit SSPOV of the SSPCON1 register is set. The BOEN bit of the SSPCON3 register modifies this operation. For more information see Register 26-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSP1IF, must be cleared by software.

When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPCON1 register, except sometimes in 10-bit mode. See Section 26.2.3 "SPI Master Mode" for more detail.

26.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 26-13 and Figure 26-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSP1IF bit.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- Slave drives SDA low sending an ACK to the master, and sets SSP1IF bit.
- 10. Software clears SSP1IF.
- 11. Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPSTAT, and the bus goes idle.

26.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 26-15 displays a module using both address and data holding. Figure 26-16 includes the operation with the SEN bit of the SSPCON2 register set.

- 1. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSPCON3 register to determine if the SSP1IF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSP1IF.
- Note: SSP1IF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSP1IF not set
- 11. SSP1IF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.





REGISTER 26-2: SSPCON1: SSP CONTROL REGISTER 1

R/C/HS-0/	0 R/C/HS-0/0	R/W-0/0	R/W_0/0	R/W/-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPOV	SSPEN	CKP	10,070	SSPM	<3.0>	10,00-0/0
bit 7	001.01		OR			10.0-	bit 0
Legend:							
R = Readable	e bit	W = Writable bit		U = Unimplement	ed bit, read as '0'		
u = Bit is uncl	nanged	x = Bit is unknown		-n/n = Value at P	OR and BOR/Value	at all other Resets	
'1' = Bit is set		'0' = Bit is cleared		HS = Bit is set by	hardware	C = User cleared	
bit 7	WCOL: Write Co <u>Master mode:</u> 1 = A write to th 0 = No collision Slave mode:	illision Detect bit he SSPBUF register า	was attempted	while the I ² C conditi	ons were not valid f	or a transmission to	be started
	1 = The SSPBL 0 = No collision	JF register is written w า	hile it is still trans	mitting the previous w	ord (must be cleared	in software)	
bit 6	SSPOV: Receive In SPI mode: 1 = A new byte Overflow cas setting over SSPBUF re 0 = No overflow In I^2C mode: 1 = A byte is re (must be cl 0 = No overflow	e Overflow Indicator I is received while the an only occur in Slave flow. In Master mode, ggister (must be cleare w eccived while the SS leared in software).	bit ⁽¹⁾ SSPBUF registe mode. In Slave the overflow bit i ed in software). SPBUF register	r is still holding the pr mode, the user must s not set since each r is still holding the p	evious data. In case read the SSPBUF, e lew reception (and tra revious byte. SSPO	of overflow, the data ven if only transmittir ansmission) is initiate V is a "don't care" i	in SSPSR is lost. ng data, to avoid d by writing to the n Transmit mode
bit 5	SSPEN: Synchro	w onous Serial Port Ena /hen enabled. these	able bit pins must be pro	operly configured as	input or output		
	In SPI mode: 1 = Enables see 0 = Disables see In I ² C mode: 1 = Enables the 0 = Disables see	rial port and configure erial port and configu e serial port and configu erial port and configu	s SCK, SDO, SI res these pins a jures the SDA ar res these pins a	DI and SS as the sou Is I/O port pins Id SCL pins as the so Is I/O port pins	rce of the serial port	oins ⁽²⁾ t pins ⁽³⁾	
bit 4	CKP : Clock Pola In SPI mode: 1 = Idle state for 0 = Idle state for In I ² C Slave mod SCL release con 1 = Enable clock k 0 = Holds clock k In I ² C Master mod Unused in this m	rity Select bit clock is a high level clock is a low level <u>le:</u> trol ow (clock stretch). (L <u>ide:</u> ode	Jsed to ensure o	lata setup time.)			
bit 3-0	SSPM<3:0>: Syr 0000 = SPI Masi 0001 = SPI Masi 0011 = SPI Masi 0011 = SPI Masi 0100 = SPI Slav 0101 = SPI Slav 0101 = I ² C Slave 1000 = I ² C Masi 1001 = Reserved 1010 = SPI Masi 1011 = I ² C firmw 1100 = Reserved 1101 = Reserved 1101 = Reserved 1101 = Reserved 1101 = I ² C Slave	nchronous Serial Por ter mode, clock = Fo ter mode, clock = Fo ter mode, clock = Fo ter mode, clock = To e mode, clock = SCk e mode, clock = SCk e mode, clock = SCk e mode, clock = SCk e mode, clock = Fo d ter mode, clock = Fo vare controlled Maste d d e mode, 7-bit address e mode, 7-bit address e mode, 10-bit address	t Mode Select b sc/4 sc/16 sc/64 IR2 output/2 ć pin, <u>SS</u> pin con s ss sc / (4 * (SSPAD er mode (Slave i s with Start and ss with Start and	its htrol enabled htrol disabled, SS ca DD+1)) ⁽⁴⁾ D+1)) ⁽⁵⁾ dle) Stop bit interrupts e d Stop bit interrupts e	n be used as I/O pir nabled enabled	n	
Note 1: 2: 3: 4:	In Master mode, the ov When enabled, these p When enabled, the SD/ SSPADD values of 0. 1	erflow bit is not set s ins must be properly A and SCL pins must or 2 are not support	ince each new r configured as in t be configured ed for I ² C mode	eception (and trans nput or output. as inputs.	nission) is initiated l	by writing to the SSF	PBUF register.

5: SSPADD value of '0' is not supported. Use SSPM = 0000 instead.





TABLE 27-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	C2OUTSEL	CC1PSEL	SDOSEL	SCKSEL	SDISEL	TXSEL	RXSEL	CCP2SEL	111
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	322
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	79
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	80
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	83
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	321
SPBRGL				BRG<	:7:0>				323
SPBRGH				BRG<	15:8>				323
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125
TXREG	EUSART Tra	nsmit Data R	legister						312*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	320

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

* Page provides register information.

TABLE 27-3: BAUD RATE FORMULAS

Configuration Bits				David Data Farmula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Dauu Kale Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous	FOSC/[16 (n+1)]		
0	1	1	16-bit/Asynchronous			
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]		
1	1	х	16-bit/Synchronous			

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair

TABLE 27-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	322
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	321
SPBRGL	BRG<7:0>								
SPBRGH	BRG<15:8>								323
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	320

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

TABLE 30-3: POWER-DOWN CURRENTS (IPD)^(1,2,4)

PIC16LF1782/3		Operating Conditions: (unless otherwise stated) Low-Power Sleep Mode											
PIC16F1782/3		Low-Power Sleep Mode, VREGPM = 1											
Param No.	Device Characteristics	Min	Truck	Max.	Max. +125°C	Units	Conditions						
		MIN.	турт	+85°C			Vdd	Note					
	Power-down Base Current	(IPD) ⁽²⁾	(IPD) ⁽²⁾										
D023			0.05	1.0	8.0	μA	1.8	WDT, BOR, FVR, and T1OSC					
		_	0.08	2.0	9.0	μA	3.0	disabled, all Peripherals Inactive					
D023			0.3	3	11	μA	2.3	WDT, BOR, FVR, and T1OSC					
			0.4	4	12	μA	3.0	disabled, all Peripherals Inactive					
		—	0.5	6	15	μA	5.0						
D024			0.5	6	14	μA	1.8	LPWDT Current					
		—	0.8	7	17	μA	3.0						
D024			0.8	6	15	μA	2.3	LPWDT Current					
			0.9	7	20	μA	3.0						
			1.0	8	22	μA	5.0						
D025			15	28	30	μA	1.8	FVR Current					
		—	18	30	33	μA	3.0						
D025		_	18	33	35	μA	2.3	FVR Current					
		_	19	35	37	μA	3.0						
		_	20	37	39	μA	5.0						
D026		_	7.5	25	28	μA	3.0	BOR Current					
D026		_	40	25	28	μA	3.0	BOR Current					
		_	87	28	31	μA	5.0						
D027		—	0.5	4	10	μA	3.0	LPBOR Current					
D027		—	0.8	6	14	μA	3.0	LPBOR Current					
		—	1	8	17	μA	5.0]					
D028			0.5	5	9	μA	1.8	SOSC Current					
		_	0.8	8.5	12	μA	3.0]					
D028		_	1.1	6	10	μA	2.3	SOSC Current					
		—	1.3	8.5	20	μA	3.0	1					
		_	1.4	10	25	μA	5.0						

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: ADC oscillator source is FRC.

4: 0.1 μF capacitor on VCAP.

5: VREGPM = 0.

TABLE 30-4: I/O PORTS (CONTINUED)

Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
		Capacitive Loading Specs on Output Pins								
D101*	COSC2	OSC2 pin	_	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101A*	Сю	All I/O pins	—	—	50	pF				
	VCAP Capacitor Charging									
D102		Charging current	_	200	-	μA				
D102A		Source/sink capability when charging complete		0.0		mA				

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

TABLE 30-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic		Тур†	Max.	Units	Conditions			
30	ТмсL	MCLR Pulse Width (low)	2 5			μS μS	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V			
31	TWDTLP	Low-Power Watchdog Timer Time-out Period		16	27	ms	VDD = 3.3V-5V 1:16 Prescaler used			
32	Tost	Oscillator Start-up Timer Period ^{(1), (2)}	_	1024	_	Tosc	(Note 3)			
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms				
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	—	2.0	μS				
35	VBOR	Brown-out Reset Voltage	2.55 2.30 1.80	2.70 2.45 1.90	2.85 2.6 2.10	V V V	BORV = 0 BORV=1 (F device) BORV=1 (LF device)			
35A	Vlpbor	Low-Power Brown-out	1.8	2.1	2.5	V	LPBOR = 1			
36*	VHYST	Brown-out Reset Hysteresis	0	25	75	mV	-40°C to +85°C			
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5	μS	$VDD \leq VBOR$			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 2: By design.
 - **3:** Period of the slower clock.
 - 4: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 31-127: Typical DAC INL Error, VDD = 5.0V, VREF = External 5V, PIC16F1782/3 Only.



FIGURE 31-129: Absolute Value of DAC INL Error, VDD = 3.0V.



FIGURE 31-128: Absolute Value of DAC DNL Error, VDD = 3.0V, VREF = VDD.



FIGURE 31-130: Absolute Value of DAC DNL Error, VDD = 5.0V, PIC16F1782/3 Only.



FIGURE 31-131: Absolute Value of DAC INL Error, VDD = 5.0V, PIC16F1782/3 Only.