



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f684-e-st

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.5 PIR1 Register

The PIR1 register contains the peripheral interrupt flag bits, as shown in Register 2-5.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0 R/W-0	
EEIF	ADIF	ADIF CCP1IF C2IF		C1IF	OSFIF	TMR2IF	TMR1IF
bit 7							bit 0

Note:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 **EEIF:** EEPROM Write Operation Interrupt Flag bit

1 = The write operation completed (must be cleared in software)0 = The write operation has not completed or has not been started

bit 6 ADIF: A/D Interrupt Flag bit

1 = A/D conversion complete

0 = A/D conversion has not completed or has not been started

bit 5 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode

bit 4 **C2IF:** Comparator 2 Interrupt Flag bit

1 = Comparator 2 output has changed (must be cleared in software)

0 = Comparator 2 output has not changed

bit 3 C1IF: Comparator 1 Interrupt Flag bit

1 = Comparator 1 output has changed (must be cleared in software)

0 = Comparator 1 output has not changed

bit 2 OSFIF: Oscillator Fail Interrupt Flag bit

1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software)

0 = System clock operating

bit 1 TMR2IF: Timer2 to PR2 Match Interrupt Flag bit

1 = Timer2 to PR2 match occurred (must be cleared in software)

0 = Timer2 to PR2 match has not occurred

bit 0 TMR1IF: Timer1 Overflow Interrupt Flag bit

1 = Timer1 register overflowed (must be cleared in software)

0 = Timer1 has not overflowed

3.5.2.1 OSCTUNE Register

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-2).

The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number.

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

REGISTER 3-2: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0 R/W-0		R/W-0 R/W-0		R/W-0
_	_	_	TUN4	TUN3	TUN3 TUN2		TUN0
bit 7	bit 7						bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **TUN<4:0>:** Frequency Tuning bits

01111 = Maximum frequency

01110 =

•

•

00001 =

00000 = Oscillator module is running at the calibrated frequency.

11111 =

.

•

10000 = Minimum frequency

REGISTER 4-4: WPUA: WEAK PULL-UP PORTA REGISTER

U-0	U-0	R/W-1	R/W-1	U-0 R/W-1		R/W-1	R/W-1
_	_	WPUA5	WPUA4	-	WPUA2	WPUA1	WPUA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-4 WPUA<5:4>: Weak Pull-up Control bits

1 = Pull-up enabled0 = Pull-up disabled

bit 3 Unimplemented: Read as '0'

bit 2-0 WPUA<2:0>: Weak Pull-up Control bits

1 = Pull-up enabled0 = Pull-up disabled

Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).

3: The RA3 pull-up is enabled when configured as MCLR and disabled as an I/O in the Configuration Word.

4: WPUA<5:4> always reads '1' in XT, HS and LP OSC modes.

REGISTER 4-5: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER

U-0	U-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0
_	_	IOCA5	IOCA4	IOCA3	IOCA3 IOCA2		IOCA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 **Unimplemented**: Read as '0'

bit 5-0 **IOCA<5:0>:** Interrupt-on-change PORTA Control bit

1 = Interrupt-on-change enabled0 = Interrupt-on-change disabled

Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.

2: IOCA<5:4> always reads '1' in XT, HS and LP OSC modes.

PIC16F684

4.3 PORTC

PORTC is a general purpose I/O port consisting of 6 bidirectional pins. The pins can be configured for either digital I/O or analog input to A/D Converter (ADC) or Comparator. For specific information about individual functions such as the Enhanced CCP or the ADC, refer to the appropriate section in this data sheet.

Note: The ANSEL and CMCON0 registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 4-3: INITIALIZING PORTC

BANKSEL PORTC CLRF PORTC ;Init PORTC MOVLW 07h ;Set RC<4,1:0> to MOVWF CMCON0 ;digital I/O BANKSEL ANSEL CLRF ANSEL ;digital I/O MOVLW 0Ch ;Set RC<3:2> as inputs MOVWF TRISC ;and set RC<5:4,1:0> ;as outputs BCF STATUS, RPO ;Bank 0

REGISTER 4-6: PORTC: PORTC REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-0	R/W-0 R/W-0		R/W-0
_	— — RC5 RC4		RC3	RC2	RC1	RC0	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'
bit 5-0 RC<5:0>: PORTC I/O Pin bit
1 = PORTC pin is > VIH

1 = PORTC pin is > VIH 0 = PORTC pin is < VIL

REGISTER 4-7: TRISC: PORTC TRI-STATE REGISTER

U-0	U-0	R/W-1 R/W-		R/W-1 R/W-1		R/W-1	R/W-1
_	_	TRISC5 TRISC4		TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 **Unimplemented**: Read as '0'

bit 5-0 TRISC<5:0>: PORTC Tri-State Control bit

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output




FIGURE 8-8: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE COMPARATOR AND VOLTAGE REFERENCE MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
CMCON0	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
CMCON1	_	_	_	_	_	_	T1GSS	C2SYNC	10	10
INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	x0 x000	uu uu00
PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx 0000	uu uu00
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.

EXAMPLE 9-1: A/D CONVERSION

```
;This code block configures the ADC
;for polling, Vdd reference, Frc clock
; and ANO input.
;Conversion start & polling for completion
; are included.
BANKSEL ADCON1
        B'01110000' ;ADC Frc clock
MOVLW
MOVWF
        ADCON1
BANKSEL TRISA
                   ;Set RAO to input
BSF
         TRISA,0
        ANSEL
BANKSEL
                  ;Set RAO to analog
BSF
         ANSEL, 0
BANKSEL
        ADCON0
         B'10000001' ;Right justify,
MOVLW
                     ; Vdd Vref, ANO, On
MOVWF
         ADCON0
CALL
         SampleTime ;Acquisiton delay
BSF
         ADCON0,GO ;Start conversion
BTFSC
        ADCON0,GO ; Is conversion done?
GOTO
         $-1
                     ;No, test again
BANKSEL
        ADRESH
MOVF
         ADRESH, W
                   ;Read upper 2 bits
MOVWF
         RESULTHI
                     ;store in GPR space
BANKSEL
         ADRESL
MOVF
                     ;Read lower 8 bits
         ADRESL, W
MOVWF
         RESULTLO
                     ;Store in GPR space
```




FIGURE 11-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

Note 1: Dead-band delay is programmed using the PWM1CON register (Section 11.4.6 "Programmable Dead-Band Delay mode").

11.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the P1M1 bit in the CCP1CON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the P1M1 bit of the CCP1CON register. The following sequence occurs four Timer2 cycles prior to the end of the current PWM period:

- The modulated outputs (P1B and P1D) are placed in their inactive state.
- The associated unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 11-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 11-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output P1A and P1D become inactive, while output P1C becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 11-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.






- Note 1: The direction bit P1M1 of the CCP1CON register is written any time during the PWM cycle.
 - 2: When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle. The modulated P1B and P1D signals are inactive at this time. The length of this time is four Timer2 counts.

- Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.
 - 2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists.
 - **3:** Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.






11.4.5 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PRSEN bit in the PWM1CON register.

If auto-restart is enabled, the ECCPASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the ECCPASE bit will be cleared via hardware and normal operation will resume.

FIGURE 11-15: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (PRSEN = 1)



12.3.4 BROWN-OUT RESET (BOR)

The BOREN0 and BOREN1 bits in the Configuration Word register select one of four BOR modes. Two modes have been added to allow software or hardware control of the BOR enable. When BOREN<1:0> = 01, the SBOREN bit of the PCON register enables/disables the BOR, allowing it to be controlled in software. By selecting BOREN<1:0> = 10, the BOR is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBOREN bit is disabled. See Register 12-1 for the Configuration Word definition.

A brown-out occurs when VDD falls below VBOR for greater than parameter TBOR (see **Section 15.0** "**Electrical Specifications**"). The brown-out condition will reset the device. This will occur regardless of VDD slew rate. A Brown-out Reset may not occur if VDD falls below VBOR for less than parameter TBOR.

On any Reset (Power-on, Brown-out Reset, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 12-3). If enabled, the Power-up Timer will be invoked by the Reset and keep the chip in Reset an additional 64 ms.

Note: The Power-up Timer is enabled by the $\overline{\text{PWRTE}}$ bit in the Configuration Word register.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.

12.3.5 BOR CALIBRATION

Note:

The PIC16F684 stores the BOR calibration values in fuses located in the Calibration Word register (2008h). The Calibration Word register is not erased when using the specified bulk erase sequence in the "PIC12F6XX/16F6XX *Memory Programming Specification*" (DS41204) and thus, does not require reprogramming.

Address 2008h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.

FIGURE 12-3: BROWN-OUT SITUATIONS





FIGURE 12-8: INT PIN INTERRUPT TIMING



- Note 1: INTF flag is sampled here (every Q1).
 - 2: Asynchronous interrupt latency = 3-4 Tcy. Synchronous latency = 3 Tcy, where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
 - 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
 - 4: For minimum width of INT pulse, refer to AC specifications in Section 15.0 "Electrical Specifications".
 - 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

TABLE 12-6: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000 0000	0000 0000
IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', <math>q = value depends upon condition. Shaded cells are not used by the interrupt module.

12.5 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and STATUS registers). This must be implemented in software.

Temporary holding registers W_TEMP and STATUS_TEMP should be placed in the last 16 bytes of GPR (see Figure 2-2). These 16 locations are common to all banks and do not require banking. This makes context save and restore operations simpler. The code shown in Example 12-1 can be used to:

- Store the W register
- · Store the STATUS register
- · Execute the ISR code
- Restore the Status (and Bank Select Bit register)
- · Restore the W register

Note: The PIC16F684 does not require saving the PCLATH. However, if computed GOTOs are used in both the ISR and the main code, the PCLATH must be saved and restored in the ISR.

EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM

```
MOVWF
       W TEMP
                           ;Copy W to TEMP register
       STATUS, W
SWAPF
                           ;Swap status to be saved into W
                           ;Swaps are used because they do not affect the status bits
MOVWF
       STATUS_TEMP
                           ;Save status to bank zero STATUS_TEMP register
:(ISR)
                           ; Insert user code here
SWAPF
       STATUS_TEMP,W
                           ;Swap STATUS_TEMP register into W
                           ; (sets bank to original state)
MOVWF
       STATUS
                           ;Move W into STATUS register
SWAPF
       W TEMP, F
                           ;Swap W TEMP
SWAPF
       W TEMP, W
                           ;Swap W TEMP into W
```

REGISTER 12-2: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-1 R/W-0		R/W-0	R/W-0
_	— — WDTPS		WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4-1 WDTPS<3:0>: Watchdog Timer Period Select bits

Bit Value = Prescale Rate

0000 = 1:32

0001 = 1:64

0010 = 1:128

0011 = 1:256

0100 = 1:512 (Reset value)

0101 = 1:1024

0110 = 1:2048

0111 = 1:4096

1000 = 1:8192

1001 = 1:16384

1010 = 1:32768

1011 = 1:65536

1100 = Reserved

1101 = Reserved

1110 = Reserved

1111 = Reserved

bit 0 **SWDTEN:** Software Enable or Disable the Watchdog Timer⁽¹⁾

1 = WDT is turned on

0 = WDT is turned off (Reset value)

Note 1: If WDTE Configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTE Configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

TABLE 12-8: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
WDTCON		_	_	WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN	0 1000	0 1000
OPTION_REG	RAPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of all Configuration Word register bits.

14.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

14.12 PICkit 2 Development Programmer

The PICkit™ 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC™ Lite C compiler, and is designed to help get up to speed quickly using PIC® microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

14.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEMTM and dsPICDEMTM demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart® battery management, Seevaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest "Product Selector Guide" (DS00148) for the complete list of demonstration, development and evaluation kits.

15.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings(†)

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +6.5V
Voltage on MCLR with respect to Vss	
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	95 mA
Maximum current into VDD pin	95 mA
Input clamp current, Iik (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, loκ (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTC (combined)	90 mA
Maximum current sourced PORTA and PORTC (combined)	90 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum IOH$ } + $\sum \{(VD) = VDD = $	$DD - VOH) \times IOH$ + $\sum (VOI \times IOL)$.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

15.3 DC Characteristics: PIC16F684-I (Industrial)

DC CHA	ARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial					
Param Device Characteristics		Min	Тур†	Max	Units	Conditions	
No. Device Characteristics	VDD					Note	
D020 Power-down Base Current(IPD) ⁽²⁾		_	0.05	1.2	μΑ	2.0	WDT, BOR, Comparators, VREF and
	Current(IPD) ⁽²⁾	_	0.15	1.5	μΑ	3.0	T1OSC disabled
		_	0.35	1.8	μΑ	5.0	
		_	150	500	nA	3.0	-40°C ≤ TA ≤ +25°C
D021		_	1.0	2.2	μΑ	2.0	WDT Current ⁽¹⁾
		_	2.0	4.0	μΑ	3.0	
	_	3.0	7.0	μΑ	5.0		
D022		_	42	60	μΑ	3.0	BOR Current ⁽¹⁾
		_	85	122	μΑ	5.0	
D023		_	32	45	μΑ	2.0	Comparator Current ⁽¹⁾ , both
		_	60	78	μΑ	3.0	comparators enabled
		_	120	160	μΑ	5.0	
D024		_	30	36	μΑ	2.0	CVREF Current ⁽¹⁾ (high range)
		_	45	55	μΑ	3.0	
		_	75	95	μΑ	5.0	
D025*		_	39	47	μΑ	2.0	CVREF Current ⁽¹⁾ (low range)
		_	59	72	μΑ	3.0	_
		_	98	124	μΑ	5.0	
D026		_	4.5	7.0	μΑ	2.0	T1OSC Current ⁽¹⁾ , 32.768 kHz
		_	5.0	8.0	μΑ	3.0]
		_	6.0	12	μΑ	5.0	
D027		_	0.30	1.6	μΑ	3.0	A/D Current ⁽¹⁾ , no conversion in
		_	0.36	1.9	μΑ	5.0	progress

^{*} These parameters are characterized but not tested.

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
 - 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

[†] Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 16-4: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)







FIGURE 16-5: TYPICAL IDD vs. VDD OVER FOSC (XT MODE)











INDEX

A		RA4 Pin	
4/D		RA5 Pin	
Specifications	147. 148	RC0 and RC1 Pins	
Absolute Maximum Ratings		RC2 and RC3 Pins	
AC Characteristics		RC4 Pin	
Industrial and Extended	139	RC5 Pin	
Load Conditions	138	Resonator Operation	
ADC	65	Timer1	
Acquisition Requirements	72	Timer2	
Associated registers		TMR0/WDT Prescaler	
Block Diagram		Watchdog Timer (WDT)	
Calculating Acquisition Time		Brown-out Reset (BOR)	
Channel Selection		Associated	_
Configuration	66	Calibration	
Configuring Interrupt	68	Specifications	
Conversion Clock		Timing and Characteristics	142
Conversion Procedure	68	С	
Internal Sampling Switch (Rss) Impedance	72		
Interrupts		C Compilers	400
Operation		MPLAB C18	
Operation During Sleep		MPLAB C30	
Port Configuration		Calibration Bits	99
Reference Voltage (VREF)		Capture Module. See Enhanced Capture/	
Result Formatting		Compare/PWM (ECCP)	
Source Impedance		Capture/Compare/PWM (CCP)	
Special Event Trigger		Associated registers w/ Capture/Compare/PWM	
Starting an A/D Conversion		Capture Mode	
ADCON0 Register		CCP1 Pin Configuration	
ADCON1 Register		Compare Mode	
ADRESH Register (ADFM = 0)		CCP1 Pin Configuration	
ADRESH Register (ADFM = 1)		Software Interrupt Mode	
ADRESL Register (ADFM = 0)		Special Event Trigger	
ADRESL Register (ADFM = 1)		Timer1 Mode Selection	
Analog Input Connection Considerations		Prescaler	
Analog-to-Digital Converter. See ADC		PWM Mode	
ANSEL Register	32	Duty Cycle	
Assembler		Effects of Reset	84
MPASM Assembler	126	Example PWM Frequencies and	
-		Resolutions, 20 MHZ	83
В		Example PWM Frequencies and	0.0
Block Diagrams		Resolutions, 8 MHz	
(CCP) Capture Mode Operation	80	Operation in Sleep Mode	
ADC	65	Setup for Operation	
ADC Transfer Function	73	System Clock Frequency Changes	
Analog Input Model	57, 73	PWM Period	
CCP PWM	82	Setup for PWM Operation	84
Clock Source	19	CCP1CON (Enhanced) Register	79
Comparator 1	56	Clock Sources	
Comparator 2	56	External Modes	
Comparator Modes	58	EC	
Compare	81	HS	
Crystal Operation		LP	
External RC Mode		OST	
Fail-Safe Clock Monitor (FSCM)	29	RC	
In-Circuit Serial Programming Connections		XT	
Interrupt Logic		Internal Modes	
MCLR Circuit		Frequency Selection	
On-Chip Reset Circuit		HFINTOSC	
PIC16F684		HFINTOSC/LFINTOSC Switch Timing	
PWM (Enhanced)		INTOSC	
RA0 Pins		INTOSCIO	
RA1 Pins		LFINTOSC	
RA2 Pin		Clock Switching	
RA3 Pin		CMCON0 Register	61

PIC16F684

CMCON1 Register	62	Reading	77
Code Examples	02	Write Verify	
A/D Conversion	69	Writing	
Assigning Prescaler to Timer0		Effects of Reset	. , ,
Assigning Prescaler to WDT		PWM mode	84
Changing Between Capture Prescalers		Electrical Specifications	
Data EEPROM Read		Enhanced Capture/Compare/PWM	
Data EEPROM Write		·	19
Indirect Addressing		Enhanced Capture/Compare/PWM (ECCP) Enhanced PWM Mode	0.5
<u> </u>		Auto-Restart	
Initializing PORTA			-
Initializing PORTC		Auto-shutdown	
Saving Status and W Registers in RAM		Direction Change in Full-Bridge Output Mode	
Ultra Low-Power Wake-Up Initialization		Full-Bridge Application	
Write Verify		Full-Bridge Mode	
Code Protection		Half-Bridge Application	
Comparator		Half-Bridge Application Examples	
C2OUT as T1 Gate		Half-Bridge Mode	. 88
Configurations		Output Relationships (Active-High and	
Interrupts		Active-Low)	
Operation		Output Relationships Diagram	
Operation During Sleep		Programmable Dead-Band Delay	
Overview	55	Shoot-through Current	95
Response Time	59	Start-up Considerations	. 92
Synchronizing COUT w/Timer1	62	Specifications	145
Comparator Module		Timer Resources	
Associated Registers	64	Errata	4
Comparator Voltage Reference (CVREF)		_	
Response Time	59	F	
Comparator Voltage Reference (CVREF)		Fail-Safe Clock Monitor	. 29
Effects of a Reset		Fail-Safe Condition Clearing	
Specifications		Fail-Safe Detection	
Comparators	140	Fail-Safe Operation	
C2OUT as T1 Gate	40	Reset or Wake-up from Sleep	
Effects of a Reset		Firmware Instructions	
		Fuses. See Configuration Bits	110
Specifications	146	i uses. See Comiguration bits	
Compare Module. See Enhanced Capture/		G	
Compare/PWM (ECCP)	00	General Purpose Register File	Я
CONFIG Register		Contrain dipose register i no	0
Configuration Bits		l	
CPU Features		ID Locations	113
Customer Change Notification Service		In-Circuit Debugger	
Customer Notification Service		In-Circuit Serial Programming (ICSP)	
Customer Support	187		
D		Indirect Addressing, INDF and FSR registers	
		Instruction Format	
Data EEPROM Memory		Instruction Set	
Associated Registers	78	ADDLW	
Code Protection	75, 78	ADDWF	
Data Memory	7	ANDLW	
DC and AC Characteristics		ANDWF	
Graphs and Tables	151	BCF	
DC Characteristics		BSF	
Extended and Industrial		BTFSC	
Industrial and Extended	135		
Development Support		BTFSS	118
	131	BTFSSCALL	
Device Overview	131 125		118
Device Overview	131 125	CALL	118 118
	131 125	CALLCLRF	118 118 118
Device Overview	131 125	CALLCLRFCLRW	118 118 118 118
E ECCP. See Enhanced Capture/Compare/PWM	131 125 5	CALLCLRFCLRWCLRWDT	118 118 118 118 118
E ECCP. See Enhanced Capture/Compare/PWM ECCPAS Register	131 125 5	CALLCLRFCLRWCLRWDTCOMF	118 118 118 118 118
E ECCP. See Enhanced Capture/Compare/PWM ECCPAS Register	131 5 5	CALLCLRFCLRWCLRWDTCOMFCOMF	118 118 118 118 118 118
E ECCP. See Enhanced Capture/Compare/PWM ECCPAS Register	131 5 93 75	CALL	118 118 118 118 118 119 119
E ECCP. See Enhanced Capture/Compare/PWM ECCPAS Register		CALL CLRF CLRW CLRWDT COMF DECF DECFSZ GOTO INCF	118 118 118 118 118 119 119
E ECCP. See Enhanced Capture/Compare/PWM ECCPAS Register		CALL CLRF CLRW CLRWDT COMF DECF DECFSZ GOTO INCF	118 118 118 118 118 119 119
E ECCP. See Enhanced Capture/Compare/PWM ECCPAS Register	131 125 5 93 75 76 76	CALL CLRF CLRW CLRWDT COMF DECF DECFSZ GOTO INCF	118 118 118 118 118 119 119 119