
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f684-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

14-Pin Diagram (PDIP, SOIC, TSSOP)




TABLE 1: DUAL IN-LINE PIN SUMMARY

I/O	Pin	Analog	Comparators	Timer	ССР	Interrupts	Pull-ups	Basic
RA0	13	AN0	C1IN+	—	—	IOC	Y	ICSPDAT/ULPWU
RA1	12	AN1/VREF	C1IN-	—	—	IOC	Y	ICSPCLK
RA2	11	AN2	C1OUT	T0CKI	—	INT/IOC	Y	—
RA3 ⁽¹⁾	4	_	_	_	_	IOC	Y(2)	MCLR/Vpp
RA4	3	AN3	—	T1G	—	IOC	Y	OSC2/CLKOUT
RA5	2		—	T1CKI	—	IOC	Y	OSC1/CLKIN
RC0	10	AN4	C2IN+	_	—	—	—	—
RC1	9	AN5	C2IN-	_	—	—	—	—
RC2	8	AN6	—	_	P1D	—	—	—
RC3	7	AN7	—	_	P1C	—	—	—
RC4	6	—	C2OUT	—	P1B	—	—	—
RC5	5	_	—	_	CCP1/P1A		—	
—	1	_	_	_	_		—	Vdd
	14	_	—	_	—	_	_	Vss

Note 1: Input only.

2: Only when pin is configured for external \overline{MCLR} .

16-Pin Diagram (QFN)




TABLE 2: QFN PIN SUMMARY

I/O	Pin	Analog	Comparators	Timers	ССР	Interrupts	Pull-ups	Basic
RA0	12	AN0	C1IN+		_	IOC	Y	ICSPDAT/ULPWU
RA1	11	AN1/VREF	C1IN-	—		IOC	Y	ICSPCLK
RA2	10	AN2	C1OUT	T0CKI	—	INT/IOC	Y	—
RA3 ⁽¹⁾	3	_	—	_		IOC	Y(2)	MCLR/Vpp
RA4	2	AN3	—	T1G	—	IOC	Y	OSC2/CLKOUT
RA5	1		—	T1CKI	_	IOC	Y	OSC1/CLKIN
RC0	9	AN4	C2IN+	_	—	_	—	—
RC1	8	AN5	C2IN-		_	_	—	—
RC2	7	AN6	—	_	P1D	_	—	—
RC3	6	AN7	—	_	P1C		—	—
RC4	5	—	C2OUT		P1B	—	—	—
RC5	4	_	—	_	CCP1/P1A	_	—	—
	16	_	—		_	_	—	Vdd
	13	_			_	_	_	Vss

Note 1: Input only.

2: Only when pin is configured for external MCLR.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 128 x 8 in the PIC16F684. Each register is accessed, either directly or indirectly, through the File Select Register (FSR) (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-2: DATA MEMORY MAP OF THE PIC16F684

Indirect Addr. ⁽¹⁾ 00h TMR0 01h PCL 02h STATUS 03h FSR 04h PORTA 05h OPRTC 07h OPNTC 07h OPNTC 08h PORTC 08h PORTC 08h PORTC 08h INTCON 0Bh PIR1 0Ch TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPAS 17h WDTCON 18h CMCON1 1Ah CMCON1 1Ah MDRON1 1Ch ADRESH 1Eh ADCON0 1Fh Qub 20h	Indirect Addr. ⁽¹⁾ OPTION_REG PCL STATUS FSR TRISA TRISA PCLATH INTCON PIE1 PCON OSCCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR EECON1
STATUS 03h FSR 04h PORTA 05h 06h 06h PORTC 07h 08h 09h PCLATH 0Ah INTCON 0Bh PIR1 0Ch TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1H 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah 1Bh 1Ch ADRESH 1Eh ADCON0 1Fh	STATUS FSR TRISA TRISA PCLATH INTCON PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
FSR 04h PORTA 05h 06h 06h PORTC 07h 08h 09h PCLATH 0Ah INTCON 0Bh PIR1 0Ch TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah Dh 1Ch ADRESH 1Eh ADCON0 1Fh	FSR TRISA TRISA PCLATH INTCON PIE1 PCON OSCCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA IOCA
FSR 04h PORTA 05h 06h 06h PORTC 07h 08h 09h PCLATH 0Ah INTCON 0Bh PIR1 0Ch TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1H 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah Dh 1Ch ADRESH 1Eh ADCON0 1Fh	TRISA TRISC PCLATH INTCON PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA IOCA
PORTA 05h 06h 06h PORTC 07h 08h 09h PCLATH 0Ah INTCON 0Bh PIR1 0Ch TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1H 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah Dh 1Ch ADRESH 1Eh ADCON0 1Fh	TRISC PCLATH INTCON PIE1 PCON OSCCON OSCCUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
06h PORTC 07h 08h 09h PCLATH 0Ah INTCON 0Bh PIR1 0Ch 0Dh 0Dh TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1H 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah 1Dh ADRESH ADCON0 1Fh 20h 1	PCLATH INTCON PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
PORTC 07h 08h 09h PCLATH 0Ah INTCON 0Bh PIR1 0Ch 0Dh 0Dh TMR1L 0Eh TMR1L 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1H 16h ECCPAS 17h WDTCON 18h CMCON1 1Ah Bh 1Ch ADRESH 1Eh ADCON0 1Fh	PCLATH INTCON PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
08h 09h PCLATH 0Ah INTCON 0Bh PIR1 0Ch 0Dh 0Dh TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1H 16h ECCPAS 17h WDTCON 18h CMCON1 1Ah Bh 1Ch Dh 1Dh ADRESH 1Eh ADCON0 1Fh	INTCON PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
09h PCLATH 0Ah INTCON 0Bh PIR1 0Ch 0Dh 0Dh TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1H 16h ECCPAS 17h WDTCON 18h CMCON1 1Ah 1Bh 1Ch 1Dh ADRESH ADCON0 1Fh	INTCON PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
PCLATH OAh INTCON 0Bh PIR1 0Ch 0Dh 0Dh TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON1 1Ah 1Bh 1Ch ADRESH 1Eh ADCON0 1Fh	INTCON PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
INTCON 0Bh PIR1 0Ch 0Dh 0Dh TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON1 1Ah 1Bh 1Ch ADRESH 1Eh ADCON0 1Fh	INTCON PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
PIR1 OCh 0Dh 0Dh TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON1 1Ah 1Bh 1Ch ADRESH 1Eh ADCON0 1Fh	PIE1 PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA IOCA VRCON EEDAT EEADR
ODh TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCPR1H 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON1 1Ah 1Bh 1Ch ADRESH 1Eh ADCON0 1Fh	PCON OSCCON OSCTUNE ANSEL PR2 WPUA IOCA IOCA VRCON EEDAT EEADR
TMR1L 0Eh TMR1H 0Fh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah Bh 1Ch ADRESH 1Eh ADCON0 1Fh	OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
TMR1H OFh T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah Bh 1Ch ADRESH 1Eh ADCON0 1Fh 20h 15h	OSCCON OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
T1CON 10h TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah Bh 1Ch DDh ADRESH ADCON0 1Fh 20h 15h	OSCTUNE ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
TMR2 11h T2CON 12h CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah 1Bh 1Ch 1Dh ADRESH ADCON0 1Fh 20h 1	ANSEL PR2 WPUA IOCA VRCON EEDAT EEADR
T2CON 12h CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah 1Bh 1Ch 1Dh ADRESH ADCON0 1Fh 20h 1	PR2 WPUA IOCA VRCON EEDAT EEADR
CCPR1L 13h CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah 1Bh 1Ch 1Dh ADRESH ADCON0 1Fh 20h 1	WPUA IOCA VRCON EEDAT EEADR
CCPR1H 14h CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah 1Bh 1Ch 1Dh 1Dh ADRESH 1Eh ADCON0 1Fh	IOCA VRCON EEDAT EEADR
CCP1CON 15h PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah 1Bh 1Ch ADRESH 1Eh ADCON0 1Fh 20h 1	IOCA VRCON EEDAT EEADR
PWM1CON 16h ECCPAS 17h WDTCON 18h CMCON0 19h CMCON1 1Ah Bh 1Ch JDh 1Dh ADRESH 1Fh 20h 20h	IOCA VRCON EEDAT EEADR
ECCPAS17hWDTCON18hCMCON019hCMCON11Ah1Bh1Ch1Dh1DhADRESH1EhADCON01Fh20h	VRCON EEDAT EEADR
WDTCON18hCMCON019hCMCON11Ah1Bh1Ch1Dh1DhADRESH1EhADCON01Fh20h	EEDAT EEADR
CMCON019hCMCON11Ah1Bh1Ch1DhADRESH1EhADCON01Fh20h	EEDAT EEADR
CMCON11Ah1Bh1Ch1DhADRESHADCON01Fh20h	EEDAT EEADR
ADRESH 15h ADCON0 15h 20h	EEADR
1Ch1DhADRESH1EhADCON01Fh20h	
ADRESH 1Dh ADCON0 1Fh 20h	EECONT
ADRESH 1Eh ADCON0 1Fh 20h	
ADCON0 1Fh 20h	EECON2 ⁽¹⁾
20h	ADRESL
	ADCON1 General
General	Purpose
General	Registers
	32 Bytes
Purpose	
Registers	
96 Bytes	
00 29100	
6Fh	
70	Accesses 70h-7Fh
Bank 0	Bank 1

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- · the Reset status
- the bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as `000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see Section 13.0 "Instruction Set Summary".

- Note 1: Bits IRP and RP1 of the STATUS register are not used by the PIC16F684 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C</u> and <u>DC</u> bits operate as a Borrow and <u>Digit</u> Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1: STATUS: STATUS REGISTER

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IRP: This bit is reserved and should be maintained as '0'
bit 6	RP1: This bit is reserved and should be maintained as '0'
bit 5	RP0: Register Bank Select bit (used for direct addressing)
	1 = Bank 1 (80h – FFh)
	0 = Bank 0 (00h - 7Fh)
bit 4	TO: Time-out bit
	1 = After power-up, CLRWDT instruction or SLEEP instruction
	0 = A WDT time-out occurred
bit 3	PD: Power-down bit
	1 = After power-up or by the CLRWDT instruction
	0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	1 = The result of an arithmetic or logic operation is zero
	0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions), For Borrow, the polarity is reversed.
	1 = A carry-out from the 4th low-order bit of the result occurred
	0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit ⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions)
	1 = A carry-out from the Most Significant bit of the result occurred
	0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the sec-

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

4.2.5 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the Comparator or the ADC, refer to the appropriate section in this data sheet.

4.2.5.1 RA0/AN0/C1IN+/ICSPDAT/ULPWU

Figure 4-1 shows the diagram for this pin. The RA0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC
- an analog non-inverting input to the comparator

RD

RD PORTA

WR

IOCA


RD IOCA

Interrupt-on-Change Q

Q

TRISA

- In-Circuit Serial Programming data
- an analog input for the Ultra Low-Power Wake-Up



Analog(1)

Input Mode

Q

Ω

RD PORTA

To Comparator To A/D Converter

Note 1: Comparator mode and ANSEL determines Analog Input mode.

Ч

Q3

D

D

ΕN

ΕN

4.2.5.2 RA1/AN1/C1IN-/VREF/ICSPCLK

Figure 4-2 shows the diagram for this pin. The RA1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC
- an analog inverting input to the comparator
- a voltage reference input for the ADC
- In-Circuit Serial Programming clock


Vss

ULPWUE

PIC16F684

FIGURE 4-2:

BLOCK DIAGRAM OF RA1




4.2.5.3 RA2/AN2/T0CKI/INT/C1OUT

Figure 4-3 shows the diagram for this pin. The RA2 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC
- the clock input for TMR0
- an external edge triggered interrupt
- a digital output from Comparator 1



BLOCK DIAGRAM OF RA2




4.2.5.6 RA5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The RA5 pin is configurable to function as one of the following:

- a general purpose I/O
- a Timer1 clock input
- a crystal/resonator connection
- · a clock input





8.8 **Comparator C2 Gating Timer1**

This feature can be used to time the duration or interval of analog events. Clearing the T1GSS bit of the CMCON1 register will enable Timer1 to increment based on the output of Comparator C2. This requires that Timer1 is on and gating is enabled. See Section 6.0 "Timer1 Module with Gate Control" for details.

It is recommended to synchronize Comparator C2 with Timer1 by setting the C2SYNC bit when the comparator is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if the comparator changes during an increment.

8.9 Synchronizing Comparator C2 **Output to Timer1**

The output of Comparator C2 can be synchronized with Timer1 by setting the C2SYNC bit of the CMCON1 register. When enabled, the comparator output is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. Reference the comparator block diagrams (Figure 8-2 and Figure 8-3) and the Timer1 Block Diagram (Figure 6-1) for more information.

REGISTER 8-2: CMCON1: COMPARATOR CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0
—	_	—	—	—	—	T1GSS	C2SYNC
bit 7					•		bit 0
Legend:							
R = Readable b	oit	t W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit is cleared				x = Bit is unki	nown		

bit 7-2	Unimplemented: Read as '0'	

```
bit 1
                  T1GSS: Timer1 Gate Source Select bit<sup>(1)</sup>
```

1 = Timer1 gate source is $\overline{T1G}$ pin (pin should be configured as digital input)

0 = Timer1 gate source is Comparator C2 output

bit 0 C2SYNC: Comparator C2 Output Synchronization bit⁽²⁾

- 1 = Output is synchronized with falling edge of Timer1 clock
- 0 = Output is asynchronous
- Note 1: Refer to Section 6.6 "Timer1 Gate".
 - 2: Refer to Figure 8-3.

10.5 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

10.6 Data EEPROM Operation During Code-Protect

Data memory can be code-protected by programming the \overline{CPD} bit in the Configuration Word register (Register 12-1) to '0'.

When the data memory is code-protected, the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations in program memory to '0' will also help prevent data memory code protection from becoming breached.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
EECON1	_	_	_	_	WRERR	WREN	WR	RD	x000	q000
EECON2 ⁽¹⁾	EECON2 ⁽¹⁾ EEPROM Control Register 2									

TABLE 10-1: SUMMARY OF ASSOCIATED DATA EEPROM REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the Data EEPROM module.

Note 1: EECON2 is not a physical register.

11.3.1 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 11-1.

EQUATION 11-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPR1L into CCPR1H.

Note:	The Timer2 postscaler (see Section 7.1
	"Timer2 Operation") is not used in the
	determination of the PWM frequency.

11.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPR1L register and CCP1<1:0> bits of the CCP1CON register. The CCPR1L contains the eight MSbs and the CCP1<1:0> bits of the CCP1CON register contain the two LSbs. CCPR1L and CCP1<1:0> bits of the CCP1CON register contain the two LSbs. CCPR1L and CCP1<1:0> bits of the CCP1CON register can be written to at any time. The duty cycle value is not latched into CCPR1H until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPR1H register is read-only.

Equation 11-2 is used to calculate the PWM pulse width.

Equation 11-3 is used to calculate the PWM duty cycle ratio.

EQUATION 11-2: PULSE WIDTH

 $Pulse Width = (CCPR1L:CCP1CON < 5:4>) \bullet$

TOSC • (TMR2 Prescale Value)

EQUATION 11-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPR1L:CCP1CON < 5:4>)}{4(PR2 + 1)}$$

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPR1H and 2-bit latch, then the CCP1 pin is cleared (see Figure 11-3).

11.3.3 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 11-4.

EQUATION 11-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PR2 + 1)]}{\log(2)}$$
 bits


Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 11-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 11-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5



EXAMPLE OF FULL-BRIDGE PWM OUTPUT FIGURE 11-11:

12.3.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See **Section 15.0** "**Electrical Specifications**" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see **Section 12.3.4** "**Brown-Out Reset (BOR)**").

Note: The POR circuit does not produce an internal Reset when VDD declines. To re-enable the POR, VDD must reach Vss for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

12.3.2 MCLR


PIC16F684 has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

 $\underline{\text{It should}}$ be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

Voltages applied to the MCLR pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by clearing the $\overline{\text{MCLRE}}$ bit in the Configuration Word register. When $\overline{\text{MCLRE}} = 0$, the Reset signal to the chip is generated internally. When the $\overline{\text{MCLRE}} = 1$, the RA3/ $\overline{\text{MCLR}}$ pin becomes an external Reset input. In this mode, the RA3/ $\overline{\text{MCLR}}$ pin has a weak pull-up to VDD.

FIGURE 12-2: RECOMMENDED MCLR CIRCUIT



12.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.5 "Internal Clock Modes"**. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will varies from chip-to-chip due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 15.0 "Electrical Specifications").

Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin, rather than pulling this pin directly to Vss.

FIGURE 12-10:	WAKE-UP FROM SLEEP THROUGH INTERRUPT

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1					·~~~·/		
CLKOUT ⁽⁴⁾	\/		Tost ⁽²⁾		↓/		
INT pin	ı ı			I I	i i I I	1	1 1
INTF flag			<u>ل ل الم</u>	I 	(3)		
(INTCON reg.)			· · · · · · · · · · · · · · · · · · ·	Interrupt Laten	Cy(°)		1
GIE bit (INTCON reg.)			Processor in	<u> </u> 	· · ·	1	<u>'</u>
(' !		Sleep		!	'.	!_
Instruction Flow							
PC)	(PC)	PC + 1	PC + 2	X PC + 2	X PC + 2 X	<u> 0004h X</u>	0005h
Instruction { Fetched	Inst(PC) = Sleep	Inst(PC + 1)	1 1 1	Inst(PC + 2)	 	Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC – 1)	Sleep	1 1	Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
Noto 1:		llator modo assur	nod				
	,			not apply to EC. I		scillator modes	
Note 1:	XT, HS or LP Osci		ned. cale). This delay does	not apply to EC, I	NTOSC and RC O	scillator modes.	

- 3: GIE = '1' assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

12.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using $ICSP^{TM}$ for verification purposes.

Note:	
	gram memory will be erased when the
	code protection is turned off. See the
	"PIC12F6XX/16F6XX Memory
	Programming Specification" (DS41204)
	for more information.

12.9 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are used.

15.1 DC Characteristics: PIC16F684-I (Industrial) PIC16F684-E (Extended)

DC CHARACTERISTICS				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended				
Param No.	Sym	Characteristic	Min Typ† Max Unit S Conditions					
D001 D001C D001D	Vdd	Supply Voltage	2.0 2.0 3.0 4.5	 	5.5 5.5 5.5 5.5	V V V V	Fosc < = 8 MHz: HFINTOSC, EC Fosc < = 4 MHz Fosc < = 10 MHz Fosc < = 20 MHz	
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V	Device in Sleep mode	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	—	V	See Section 12.3.1 "Power-On Reset (POR)" for details.	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05		_	V/ms	See Section 12.3.1 "Power-On Reset (POR)" for details.	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

15.2 DC Characteristics: PIC16F684-I (Industrial) PIC16F684-E (Extended)

DC CHA	ARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param	Device Characteristics	Min	Тур†	Max	Units		Conditions	
No.			-71-1			Vdd	Note	
D010	Supply Current (IDD) ^(1, 2)	_	11	16	μA	2.0	Fosc = 32 kHz	
		_	18	28	μA	3.0	LP Oscillator mode	
			35	54	μΑ	5.0		
D011*		—	140	240	μA	2.0	Fosc = 1 MHz	
			220	380	μA	3.0	XT Oscillator mode	
			380	550	μΑ	5.0		
D012		—	260	360	μA	2.0	Fosc = 4 MHz	
			420	650	μA	3.0	XT Oscillator mode	
			0.8	1.1	mA	5.0		
D013*		—	130	220	μA	2.0	Fosc = 1 MHz	
		_	215	360	μA	3.0	EC Oscillator mode	
		_	360	520	μA	5.0		
D014		_	220	340	μA	2.0	Fosc = 4 MHz	
		_	375	550	μA	3.0	EC Oscillator mode	
		_	0.65	1.0	mA	5.0		
D015		—	8	20	μA	2.0	Fosc = 31 kHz	
		_	16	40	μA	3.0	LFINTOSC mode	
		_	31	65	μA	5.0		
D016*		—	340	450	μΑ	2.0	Fosc = 4 MHz	
		—	500	700	μΑ	3.0	HFINTOSC mode	
		—	0.8	1.2	mA	5.0		
D017			410	650	μA	2.0	Fosc = 8 MHz	
			700	950	μA	3.0	HFINTOSC mode	
			1.30	1.65	mA	5.0		
D018		—	230	400	μA	2.0	FOSC = 4 MHz	
			400	680	μA	3.0	EXTRC mode ⁽³⁾	
			0.63	1.1	mA	5.0		
D019		—	2.6	3.25	mA	4.5	Fosc = 20 MHz	
		—	2.8	3.35	mA	5.0	HS Oscillator mode	

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in k Ω .

TABLE 15-2: OSCILLATOR PARAMETERS

	g Tempera	ture $-40^{\circ}C \le TA \le +125^{\circ}$		-)				
Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Max	Units	Conditions
OS06	TWARM	Internal Oscillator Switch when running ⁽³⁾	_		—	2	Tosc	Slowest clock
OS07	Tsc	Fail-Safe Sample Clock Period ⁽¹⁾	—	—	21	_	ms	LFINTOSC/64
OS08	HFosc	Internal Calibrated	±1%	7.92	8.0	8.08	MHz	VDD = 3.5V, 25°C
		HFINTOSC Frequency ⁽²⁾	±2%	7.84	8.0	8.16	MHz	$2.5V \le VDD \le 5.5V$, $0^{\circ}C \le TA \le +85^{\circ}C$
			±5%	7.60	8.0	8.40	MHz	$2.0V \le VDD \le 5.5V,$ -40°C \le TA \le +85°C (Ind.), -40°C \le TA \le +125°C (Ext.)
OS09*	LFosc	Internal Uncalibrated LFINTOSC Frequency	—	15	31	45	kHz	
OS10*	Tiosc	HFINTOSC Oscillator	_	5.5	12	24	μs	VDD = 2.0V, -40°C to +85°C
	ST	Wake-up from Sleep	—	3.5	7	14	μs	VDD = 3.0V, -40°C to +85°C
		Start-up Time	—	3	6	11	μs	VDD = 5.0V, -40°C to +85°C

Standard Operating Conditions (unless otherwise stated)

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to the OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.
 - 2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

3: By design.

TABLE 15-7: **COMPARATOR SPECIFICATIONS**

Standard Operating Conditions (unless otherwise stated)

Operatii	Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym	Characteristics		Min	Тур†	Max	Units	Comments	
CM01	Vos	Input Offset Voltage			± 5.0	± 10	mV	(Vdd - 1.5)/2	
CM02	Vсм	Input Common Mode Voltage		0	_	Vdd - 1.5	V		
CM03*	CMRR	Common Mode Rejection Ratio		+55	_	_	dB		
CM04*	Trt	Response Time	Falling		150	600	ns	(NOTE 1)	
			Rising		200	1000	ns		
CM05*	Тмс2coV	Comparator Mode Change to Output Valid			_	10	μs		

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Response time is measured with one comparator input at (VDD - 1.5)/2 - 100 mV to (VDD - 1.5)/2 + 20 mV.

COMPARATOR VOLTAGE REFERENCE (CVREF) SPECIFICATIONS TABLE 15-8:

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C < T_A < +125^{\circ}C$

Param No.	Sym	Characteristics	Min	Тур†	Max	Units	Comments	
CV01*	CLSB	Step Size ⁽²⁾		Vdd/24 Vdd/32	_	V V	Low Range (VRR = 1) High Range (VRR = 0)	
CV02*	CACC	Absolute Accuracy			± 1/2 ± 1/2	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)	
CV03*	CR	Unit Resistor Value (R)	_	2k	_	Ω		
CV04*	CST	Settling Time ⁽¹⁾	_		10	μs		

* These parameters are characterized but not tested.


† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

2: See Section 8.10 "Comparator Voltage Reference" for more information.

14-Lead Plastic Small Outline (SL or OD) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	8.65 BSC			
Chamfer (optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17 – 0.25			
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5° – 15°			
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensi	ion Limits	MIN	NOM	MAX	
Number of Pins	Ν		14		
Pitch	е		0.65 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

PIC16F684

Programming, Device Instructions PWM Mode. See Enhanced Capture/Compare/PWM PWM1CON Register	85
R	
Reader Response Read-Modify-Write Operations Registers	
ADCON0 (ADC Control 0)	70
ADCON1 (ADC Control 1)	
ADRESH (ADC Result High) with ADFM = 0)	
ADRESH (ADC Result High) with ADFM = 1)	71
ADRESL (ADC Result Low) with ADFM = 0)	
ADRESL (ADC Result Low) with ADFM = 1)	
ANSEL (Analog Select)	
CCP1CON (Enhanced CCP1 Control)	
CMCON0 (Comparator Control 0)	
CMCON1 (Comparator Control 1)	
CONFIG (Configuration Word)	
Data Memory Map	
ECCPAS (Enhanced CCP Auto-shutdown Control) .	
EEADR (EEPROM Address)	
EECON1 (EEPROM Control 1)	
EECON2 (EEPROM Control 2) EEDAT (EEPROM Data)	
INTCON (Interrupt Control)	
IOCA (Interrupt-on-Change PORTA)	
OPTION_REG (OPTION)	1 15
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control Register)	
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIR1 (Peripheral Interrupt Register 1)	
PORTA	
PORTC	
PWM1CON (Enhanced PWM Control)	
Reset Values	.104
Reset Values (Special Registers)	.105
Special Function Registers	
Special Register Summary	11
STATUS	
T1CON	
T2CON	
TRISA (Tri-State PORTA)	
TRISC (Tri-State PORTC)	
VRCON (Voltage Reference Control)	
WDTCON (Watchdog Timer Control)	
WPUA (Weak Pull-Up PORTA)	
Reset Revision History	
S	175
- Shoot-through Current	95
Sleep	440
Power-Down Mode	
Wake-up	.112

 Wake-up Using Interrupts
 112

 Software Simulator (MPLAB SIM)
 126

 Special Event Trigger
 68

 Special Function Registers
 8

 STATUS Register
 13

Thermal Considerations	137
Time-out Sequence	102
Timer0	43
Associated Registers	45
External Clock	
Interrupt	
Operation	
Specifications	
TOCKI	
Timer1	
Associated registers	
Asynchronous Counter Mode	
Reading and Writing	
Interrupt	
Modes of Operation	
Operation During Sleep	
Oscillator	
Prescaler	
Specifications	144
Timer1 Gate	
Inverting Gate	
Selecting Source	
Synchronizing COUT w/Timer1	62
TMR1H Register	47
TMR1L Register	
Timer2	
Associated registers	54
Timers	
Timer1	
T1CON	50
Timer2	
TOCON	E A
T2CON	
Timing Diagrams	
Timing Diagrams A/D Conversion	149
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode)	149 149
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR)	149 149 142
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations	149 149 142 101
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O	149 149 142 101 141
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing	149 149 142 101 141 139
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output	149 149 142 101 141 139 55
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP)	
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM)	149 149 142 101 141 139 55 145 30
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output	149 142 101 141 139 55 145 30 90
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output	
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output INT Pin Interrupt	
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output INT Pin Interrupt Internal Oscillator Switch Timing	
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output INT Pin Interrupt Internal Oscillator Switch Timing PWM Auto-shutdown	
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output INT Pin Interrupt Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled	
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart	149 142 101 141 139 55 145 30 90 88,95 88,95 108 26 94 94
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change	149 142 101 141 139 55 145 30 90 88,95 88,95 108 26 94 94 94 91
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change PWM Direction Change at Near 100% Duty Cyu	149 142 101 142 101 141 139 55 145 30 90 88,95 108 88,95 108 26 94 94 94 94 91 cle92
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change PWM Direction Change at Near 100% Duty Cyu PWM Output (Active-High)	149 142 101 142 101 141 139 55 145 30 90 88,95 108 90 88,95 108 94 94 94 94 94 92 92 92 92
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change at Near 100% Duty Cyu PWM Output (Active-High) PWM Output (Active-Low)	149 142 101 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 26 94 94 94 94 94 91 cle92 86 87
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change at Near 100% Duty Cyu PWM Output (Active-High) PWM Output (Active-Low) Reset, WDT, OST and Power-up Timer	149 142 101 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 26 94 94 94 94 94 91 cle92 86 87
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change at Near 100% Duty Cyu PWM Output (Active-High) PWM Output (Active-Low) Reset, WDT, OST and Power-up Timer Time-out Sequence	149 142 101 141 139 55 145 30 90 88,95 108 90 88,95 26 94 94 94 94 94 91 cle92 86 87 142
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output INT Pin Interrupt Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change at Near 100% Duty Cyup PWM Output (Active-High) PWM Output (Active-Low) Reset, WDT, OST and Power-up Timer Time-out Sequence Case 1	149 142 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 108 26 94 94 94 94 94 91 cle92 86 87 142
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change at Near 100% Duty Cyu PWM Output (Active-High) PWM Output (Active-Low) Reset, WDT, OST and Power-up Timer Time-out Sequence Case 1 Case 2	149 149 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 108 26 94 94 94 94 94 91 cle92 86 87 142 103 103
Timing Diagrams A/D Conversion	149 149 142 101 141 139 55 145 30 90 88, 95 26 94 94 94 94 94 94 94 94 108 86 87 142 86 87 142 103 103
Timing Diagrams A/D Conversion	149 149 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 26 94 94 94 94 94 94 94 94 94 103 103 103 103 103
Timing Diagrams A/D Conversion	149 142 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 26 94 94 94 94 94 108 94 94 108 142 103 103 103 103 103
Timing Diagrams A/D Conversion	149 142 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 26 94 94 94 94 94 108 92 108 86 87 142 103 103 103 103 103 103 113
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change at Near 100% Duty Cyu PWM Direction Change at Near 100% Duty Cyu PWM Output (Active-High) PWM Output (Active-Low) Reset, WDT, OST and Power-up Timer Time-out Sequence Case 1 Case 2 Case 3 Timer0 and Timer1 External Clock Two Speed Start-up Wake-up from Interrupt	149 149 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 108 94 94 94 94 94 108 94 94 108 94 142 103 103 103 103 103 103 113 138
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change at Near 100% Duty Cyu PWM Direction Change at Near 100% Duty Cyu PWM Output (Active-High) PWM Output (Active-Low) Reset, WDT, OST and Power-up Timer Time-out Sequence Case 1 Case 2 Case 3 Timer0 and Timer1 External Clock Two Speed Start-up Wake-up from Interrupt	149 149 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 108 94 94 94 94 94 94 108 92 108 86 87 142 103 103 103 103 103 103 103 103 113 138 31
Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output Enhanced Capture/Compare/PWM (ECCP) Fail-Safe Clock Monitor (FSCM) Full-Bridge PWM Output Half-Bridge PWM Output Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change at Near 100% Duty Cyu PWM Direction Change at Near 100% Duty Cyu PWM Output (Active-High) PWM Output (Active-Low) Reset, WDT, OST and Power-up Timer Time-out Sequence Case 1 Case 2 Case 3 Timer0 and Timer1 External Clock Two Speed Start-up Wake-up from Interrupt	149 149 142 101 141 139 55 145 30 90 88, 95 108 90 88, 95 108 26 94 94 91 cle92 86 87 142 103 103 103 103 103 103 103 103 103 103

Т