

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, PWM, WDT
Number of I/O	136
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	320K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	169-UFBGA
Supplier Device Package	169-UFBGA (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l4a6agi6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l4a6agi6</a>

## Contents

<b>1</b>	<b>Introduction</b>	<b>13</b>
<b>2</b>	<b>Description</b>	<b>14</b>
<b>3</b>	<b>Functional overview</b>	<b>18</b>
3.1	Arm® Cortex®-M4 core with FPU	18
3.2	Adaptive real-time memory accelerator (ART Accelerator™)	18
3.3	Memory protection unit	18
3.4	Embedded Flash memory	19
3.5	Embedded SRAM	20
3.6	Multi-AHB bus matrix	21
3.7	Firewall	21
3.8	Boot modes	22
3.9	Cyclic redundancy check calculation unit (CRC)	22
3.10	Power supply management	23
3.10.1	Power supply schemes	23
3.10.2	Power supply supervisor	25
3.10.3	Voltage regulator	26
3.10.4	Low-power modes	26
3.10.5	Reset mode	34
3.10.6	VBAT operation	34
3.11	Interconnect matrix	35
3.12	Clocks and startup	37
3.13	General-purpose inputs/outputs (GPIOs)	40
3.14	Direct memory access controller (DMA)	40
3.15	Chrom-ART Accelerator™ (DMA2D)	41
3.16	Interrupts and events	41
3.16.1	Nested vectored interrupt controller (NVIC)	41
3.16.2	Extended interrupt/event controller (EXTI)	41
3.17	Analog to digital converter (ADC)	42
3.17.1	Temperature sensor	42
3.17.2	Internal voltage reference (VREFINT)	43

---

3.17.3	VBAT battery voltage monitoring . . . . .	43
3.18	Digital to analog converter (DAC) . . . . .	43
3.19	Voltage reference buffer (VREFBUF) . . . . .	44
3.20	Comparators (COMP) . . . . .	45
3.21	Operational amplifier (OPAMP) . . . . .	45
3.22	Touch sensing controller (TSC) . . . . .	45
3.23	Liquid crystal display controller (LCD) . . . . .	46
3.24	Digital filter for Sigma-Delta Modulators (DFSDM) . . . . .	46
3.25	Random number generator (RNG) . . . . .	48
3.26	Digital camera interface (DCMI) . . . . .	48
3.27	Advanced encryption standard hardware accelerator (AES) . . . . .	48
3.28	HASH hardware accelerator (HASH) . . . . .	49
3.29	Timers and watchdogs . . . . .	49
3.29.1	Advanced-control timer (TIM1, TIM8) . . . . .	49
3.29.2	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17) . . . . .	50
3.29.3	Basic timers (TIM6 and TIM7) . . . . .	50
3.29.4	Low-power timer (LPTIM1 and LPTIM2) . . . . .	51
3.29.5	Infrared interface (IRTIM) . . . . .	51
3.29.6	Independent watchdog (IWDG) . . . . .	51
3.29.7	System window watchdog (WWDG) . . . . .	51
3.29.8	SysTick timer . . . . .	52
3.30	Real-time clock (RTC) and backup registers . . . . .	52
3.31	Inter-integrated circuit interface ( $I^2C$ ) . . . . .	53
3.32	Universal synchronous/asynchronous receiver transmitter (USART) . . . . .	54
3.33	Low-power universal asynchronous receiver transmitter (LPUART) . . . . .	55
3.34	Serial peripheral interface (SPI) . . . . .	56
3.35	Serial audio interfaces (SAI) . . . . .	56
3.36	Single wire protocol master interface (SWPMI) . . . . .	57
3.37	Controller area network (CAN) . . . . .	57
3.38	Secure digital input/output and MultiMediaCards Interface (SDMMC) . . . . .	58
3.39	Universal serial bus on-the-go full-speed (OTG_FS) . . . . .	58
3.40	Clock recovery system (CRS) . . . . .	59
3.41	Flexible static memory controller (FSMC) . . . . .	59

## List of tables

Table 1.	Device summary . . . . .	2
Table 2.	STM32L4A6xG family device features and peripheral counts . . . . .	15
Table 3.	Access status versus readout protection level and execution modes . . . . .	19
Table 4.	STM32L4A6xG modes overview . . . . .	27
Table 5.	Functionalities depending on the working mode . . . . .	32
Table 6.	STM32L4A6xG peripherals interconnect matrix . . . . .	35
Table 7.	DMA implementation . . . . .	40
Table 8.	Temperature sensor calibration values . . . . .	43
Table 9.	Internal voltage reference calibration values . . . . .	43
Table 10.	Timer feature comparison . . . . .	49
Table 11.	I2C implementation . . . . .	53
Table 12.	STM32L4A6xG USART/UART/LPUART features . . . . .	54
Table 13.	SAI implementation . . . . .	57
Table 14.	Legend/abbreviations used in the pinout table . . . . .	69
Table 15.	STM32L4A6xG pin definitions . . . . .	70
Table 16.	Alternate function AF0 to AF7 . . . . .	91
Table 17.	Alternate function AF8 to AF15 . . . . .	100
Table 18.	STM32L4A6xG memory map and peripheral register boundary addresses . . . . .	110
Table 19.	Voltage characteristics . . . . .	117
Table 20.	Current characteristics . . . . .	117
Table 21.	Thermal characteristics . . . . .	118
Table 22.	General operating conditions . . . . .	118
Table 23.	Operating conditions at power-up / power-down . . . . .	120
Table 24.	Embedded reset and power control block characteristics . . . . .	120
Table 25.	Embedded internal voltage reference . . . . .	122
Table 26.	Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF) . . . . .	125
Table 27.	Current consumption in Run modes, code with data processing running from Flash, (ART enable Cache ON Prefetch OFF) and power supplied (by external SMPS (VDD12 = 1.10 V)) . . . . .	126
Table 28.	Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART disable . . . . .	127
Table 29.	Current consumption in Run modes, code with data processing running from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V) . . . . .	128
Table 30.	Current consumption in Run and Low-power run modes, code with data processing running from SRAM1 . . . . .	129
Table 31.	Current consumption in Run, code with data processing running from SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) . . . . .	130
Table 32.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) . . . . .	131
Table 33.	Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied (by external SMPS (VDD12 = 1.10 V)) . . . . .	131
Table 34.	Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied (by external SMPS (VDD12 = 1.05 V)) . . . . .	132
Table 35.	Typical current consumption in Run and Low-power run modes, with different codes	

### 3.10.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 64 Kbyte SRAM2 in Standby with SRAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L4A6xG supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic ( $V_{CORE}$ ) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The  $V_{CORE}$  can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.


- Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

When the MR is in use, the STM32L4A6xG with the external SMPS option allows to force an external  $V_{CORE}$  supply on the VDD12 supply pins.

When  $V_{DD12}$  is forced by an external source and is higher than the output of the internal LDO, the current is taken from this external supply and the overall power efficiency is significantly improved if using an external step down DC/DC converter.

### 3.10.4 Low-power modes

The ultra-low-power STM32L4A6xG supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.

Figure 9. STM32L4A6Zx LQFP144 pinout<sup>(1)</sup>

1. The above figure shows the package top view.

Table 15. STM32L4A6xG pin definitions (continued)

Pin Number												Pin name (function after reset)	Pin type	I/O structure	Notes	Pin functions	
LQFP64	WLCSPI100	WLCSPI100_SMPMS	LQFP100	UFBGA132	UFBGA132_SMPMS	LQFP144	LQFP144_SMPMS	UFBGA169	UFBGA169_SMPMS	PA15 (JTDI)	I/O	FT_I	(4)	Alternate functions	Additional functions		
50	A2	A2	77	A9	A9	110	110	A9	A9	PA15 (JTDI)	I/O	FT_I	(4)	JTDI, TIM2_CH1, TIM2_ETR, USART2_RX, SPI1_NSS, SPI3_NSS, USART3 RTS_DE, UART4 RTS_DE, TSC_G3_IO1, LCD_SEG17, SWPMI1_SUSPEND, SAI2_FS_B, EVENTOUT	-		
51	D4	C3	78	B11	B11	111	111	D9	D9	PC10	I/O	FT_I	-	TRACED1, SPI3_SCK, USART3_TX, UART4_TX, TSC_G3_IO2, DCMI_D8, LCD_COM4/LCD_SEG28/LCD_SE G40, SDMMC1_D2, SAI2_SCK_B, EVENTOUT	-		
52	C3	D4	79	C10	C10	112	112	E9	E9	PC11	I/O	FT_I	-	QUADSPI_BK2_NCS, SPI3_MISO, USART3_RX, UART4_RX, TSC_G3_IO3, DCMI_D4, LCD_COM5/LCD_SEG29/LCD_SE G41, SDMMC1_D3, SAI2_MCLK_B, EVENTOUT	-		
53	C4	C4	80	B10	B10	113	113	F8	F8	PC12	I/O	FT_I	-	TRACED3, SPI3_MOSI, USART3_CK, UART5_TX, TSC_G3_IO4, DCMI_D9, LCD_COM6/LCD_SEG30/LCD_SE G42, SDMMC1_CK, SAI2_SD_B, EVENTOUT	-		
-	B3	B3	81	C9	C9	114	114	B8	B8	PD0	I/O	FT	-	SPI2 NSS, DFSDM1_DATIN7, CAN1_RX, FMC_D2, EVENTOUT	-		
-	A3	A3	82	B9	B9	115	115	C8	C8	PD1	I/O	FT	-	SPI2_SCK, DFSDM1_CKIN7, CAN1_TX, FMC_D3, EVENTOUT	-		



Table 17. Alternate function AF8 to AF15<sup>(1)</sup> (continued)

Port		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		UART4/5/ LPUART1/ CAN2	CAN1/TSC	CAN2/ OTG_FS/DCMI/ QUADSPI	LCD	SDMMC/ COMP1/2/FM C/SWPMI1	SAI1/2	TIM2/15/16/17/ LPTIM2	EVENOUT
Port C	PC0	LPUART1_RX	-	-	LCD_SEG18	-	-	LPTIM2_IN1	EVENTOUT
	PC1	LPUART1_TX	-	QUADSPI_BK2_IO0	LCD_SEG19	-	SAI1_SD_A	-	EVENTOUT
	PC2	-	-	QUADSPI_BK2_IO1	LCD_SEG20	-	-	-	EVENTOUT
	PC3	-	-	QUADSPI_BK2_IO2	LCD_VLCD	-	SAI1_SD_A	LPTIM2_ETR	EVENTOUT
	PC4	-	-	QUADSPI_BK2_IO3	LCD_SEG22	-	-	-	EVENTOUT
	PC5	-	-	-	LCD_SEG23	-	-	-	EVENTOUT
	PC6	-	TSC_G4_IO1	DCMI_D0	LCD_SEG24	SDMMC1_D6	SAI2_MCLK_A	-	EVENTOUT
	PC7	-	TSC_G4_IO2	DCMI_D1	LCD_SEG25	SDMMC1_D7	SAI2_MCLK_B	-	EVENTOUT
	PC8	-	TSC_G4_IO3	DCMI_D2	LCD_SEG26	SDMMC1_D0	-	-	EVENTOUT
	PC9	-	TSC_G4_IO4	OTG_FS_NOE	LCD_SEG27	SDMMC1_D1	SAI2_EXTCLK	TIM8_BKIN2_C OMP1	EVENTOUT
	PC10	UART4_TX	TSC_G3_IO2	DCMI_D8	LCD_COM4/L CD SEG28/L CD SEG40	SDMMC1_D2	SAI2_SCK_B	-	EVENTOUT
	PC11	UART4_RX	TSC_G3_IO3	DCMI_D4	LCD_COM5/L CD SEG29/L CD SEG41	SDMMC1_D3	SAI2_MCLK_B	-	EVENTOUT
	PC12	UART5_TX	TSC_G3_IO4	DCMI_D9	LCD_COM6/L CD SEG30/L CD SEG42	SDMMC1_CK	SAI2_SD_B	-	EVENTOUT
	PC13	-	-	-	-	-	-	-	EVENTOUT
	PC14	-	-	-	-	-	-	-	EVENTOUT
	PC15	-	-	-	-	-	-	-	EVENTOUT

Table 17. Alternate function AF8 to AF15<sup>(1)</sup> (continued)

Port		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		UART4/5/ LPUART1/ CAN2	CAN1/TSC	CAN2/ OTG_FS/DCMI/ QUADSPI	LCD	SDMMC/ COMP1/2/FM C/SWPMI1	SAI1/2	TIM2/15/16/17/ LPTIM2	EVENOUT
Port H	PH0	-	-	-	-	-	-	-	EVENTOUT
	PH1	-	-	-	-	-	-	-	EVENTOUT
	PH2	-	-	-	-	-	-	-	EVENTOUT
	PH3	-	-	-	-	-	-	-	EVENTOUT
	PH4	-	-	-	-	-	-	-	EVENTOUT
	PH5	-	-	DCMI_PIXCLK	-	-	-	-	EVENTOUT
	PH6	-	-	DCMI_D8	-	-	-	-	EVENTOUT
	PH7	-	-	DCMI_D9	-	-	-	-	EVENTOUT
	PH8	-	-	DCMI_HSYNC	-	-	-	-	EVENTOUT
	PH9	-	-	DCMI_D0	-	-	-	-	EVENTOUT
	PH10	-	-	DCMI_D1	-	-	-	-	EVENTOUT
	PH11	-	-	DCMI_D2	-	-	-	-	EVENTOUT
	PH12	-	-	DCMI_D3	-	-	-	-	EVENTOUT
	PH13	-	CAN1_TX	-	-	-	-	-	EVENTOUT
	PH14	-	-	DCMI_D4	-	-	-	-	EVENTOUT
	PH15	-	-	DCMI_D11	-	-	-	-	EVENTOUT



**Table 30. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1**

Symbol	Parameter	Conditions			TYP					MAX <sup>(1)</sup>				Unit	
		-	Voltage scaling	f <sub>HCLK</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
I <sub>DD_ALL</sub> (Run)	Supply current in Run mode	f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2	26 MHz	2.72	2.76	2.89	3.12	3.58	3.0	3.1	3.4	3.8	4.8	mA
				16 MHz	1.73	1.76	1.89	2.12	2.58	1.9	2.0	2.3	2.7	3.7	
				8 MHz	0.93	0.96	1.09	1.31	1.77	1.0	1.1	1.42	1.8	2.8	
				4 MHz	0.53	0.57	0.69	0.91	1.36	0.6	0.7	0.9	1.4	2.4	
				2 MHz	0.33	0.36	0.49	0.71	1.16	0.4	0.5	0.7	1.2	2.2	
				1 MHz	0.23	0.26	0.39	0.61	1.06	0.2	0.4	0.6	1.1	2.1	
				100 kHz	0.14	0.17	0.3	0.52	0.97	0.2	0.3	0.5	1.0	2.0	
			Range 1	80 MHz	9.71	9.78	9.95	10.2	10.8	10.6	10.7	11.1	11.6	12.7	
				72 MHz	8.77	8.84	9	9.27	9.8	9.6	9.7	10.0	10.6	11.7	
				64 MHz	7.82	7.89	8.05	8.32	8.84	8.5	8.7	9.0	9.5	10.6	
				48 MHz	5.87	5.93	6.1	6.36	6.88	6.4	6.6	6.9	7.4	8.5	
				32 MHz	3.97	4.03	4.18	4.44	4.95	4.4	4.5	4.8	5.3	6.4	
				24 MHz	3.02	3.07	3.22	3.47	3.99	3.3	3.5	3.7	4.3	5.4	
				16 MHz	2.07	2.11	2.26	2.51	3.02	2.3	2.4	2.7	3.2	4.3	
I <sub>DD_ALL</sub> (LPRun)	Supply current in low-power run mode	f <sub>HCLK</sub> = f <sub>MSI</sub> all peripherals disable FLASH in power-down	2 MHz	258	296	430	665	1140	295	402	634	1154	2180		µA
			1 MHz	136	180	314	550	1020	170	283	530	1034	2065		
			400 kHz	78.5	109	241	475	951	90	206	458	958	1991		
			100 kHz	37.4	78.1	208	440	918	53	171	429	925	1957		

1. Guaranteed by characterization results, unless otherwise specified.

Table 50. Peripheral current consumption

Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
AHB	Bus Matrix <sup>(1)</sup>	4.44	3.75	4.00
	ADC independent clock domain	0.40	0.08	0.30
	ADC AHB clock domain	5.55	4.63	5.00
	AES	1.70	1.50	1.60
	CRC	0.48	0.42	0.50
	DMA1	2.00	1.60	2.00
	DMA2	1.76	1.50	1.50
	DMA2D	24.33	20.21	24.50
	FLASH	8.50	7.10	8.00
	FMC	7.58	6.29	7.00
	GPIOA <sup>(2)</sup>	1.59	1.25	1.50
	GPIOB <sup>(2)</sup>	1.56	1.25	1.50
	GPIOC <sup>(2)</sup>	1.58	1.29	1.50
	GPIOD <sup>(2)</sup>	1.40	1.17	1.40
	GPIOE <sup>(2)</sup>	1.36	1.13	1.40
	GPIOF <sup>(2)</sup>	1.70	1.40	1.50
	GPIOG <sup>(2)</sup>	1.80	1.50	1.80
	GPIOH <sup>(2)</sup>	1.50	1.30	1.50
	GPIOI <sup>(2)</sup>	1.18	0.96	1.00
	HASH	2.18	1.79	2.00
	DCMI	1.6	1.3	1.2
	OTG_FS independent clock domain	23.20	NA	NA
	OTG_FS AHB clock domain	14.30	NA	NA
	QUADSPI	6.84	5.67	6.50
AHB	RNG independent clock domain	2.20	NA	NA
	RNG AHB clock domain	0.51	NA	NA
	SRAM1	2.80	2.29	2.50
	SRAM2	1.20	1.00	1.00
	TSC	1.50	1.17	1.00
	All AHB Peripherals	121.00	79.10	87.20

Table 59. MSI oscillator characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions			Min	Typ	Max	Unit	
$\Delta V_{DD(MSI)}^{(2)}$	MSI oscillator frequency drift over $V_{DD}$ (reference is 3 V)	MSI mode	Range 0 to 3	$V_{DD}=1.62\text{ V}$ to 3.6 V	-1.2	-	0.5	%	
				$V_{DD}=2.4\text{ V}$ to 3.6 V	-0.5	-			
			Range 4 to 7	$V_{DD}=1.62\text{ V}$ to 3.6 V	-2.5	-	0.7		
				$V_{DD}=2.4\text{ V}$ to 3.6 V	-0.8	-			
			Range 8 to 11	$V_{DD}=1.62\text{ V}$ to 3.6 V	-5	-	1		
				$V_{DD}=2.4\text{ V}$ to 3.6 V	-1.6	-			
$\Delta f_{SAMPLING(MSI)}^{(2)(6)}$	Frequency variation in sampling mode <sup>(3)</sup>	MSI mode	$T_A = -40$ to 85 °C		-	1	2	%	
			$T_A = -40$ to 125 °C		-	2	4		
P_USB Jitter(MSI) <sup>(6)</sup>	Period jitter for USB clock <sup>(4)</sup>	PLL mode Range 11	for next transition	-	-	-	3.458	ns	
			for paired transition	-	-	-	3.916		
MT_USB Jitter(MSI) <sup>(6)</sup>	Medium term jitter for USB clock <sup>(5)</sup>	PLL mode Range 11	for next transition	-	-	-	2	ns	
			for paired transition	-	-	-	1		
CC jitter(MSI) <sup>(6)</sup>	RMS cycle-to-cycle jitter	PLL mode Range 11	-	-	60	-	ps		
P jitter(MSI) <sup>(6)</sup>	RMS Period jitter	PLL mode Range 11	-	-	50	-	ps		
$t_{SU(MSI)}^{(6)}$	MSI oscillator start-up time	MSI mode Range 11	Range 0	-	-	10	20	us	
			Range 1	-	-	5	10		
			Range 2	-	-	4	8		
			Range 3	-	-	3	7		
			Range 4 to 7	-	-	3	6		
			Range 8 to 11	-	-	2.5	6		
$t_{STAB(MSI)}^{(6)}$	MSI oscillator stabilization time	PLL mode Range 11	10 % of final frequency	-	-	0.25	0.5	ms	
			5 % of final frequency	-	-	0.5	1.25		
			1 % of final frequency	-	-	-	2.5		

**Table 63. Flash memory characteristics<sup>(1)</sup> (continued)**

Symbol	Parameter	Conditions	Typ	Max	Unit
$t_{ME}$	Mass erase time (one or two banks)	-	22.13	24.59	ms
$I_{DD}$	Average consumption from $V_{DD}$	Write mode	3.4	-	mA
		Erase mode	3.4	-	
	Maximum current (peak)	Write mode	7 (for 2 $\mu$ s)	-	
		Erase mode	7 (for 41 $\mu$ s)	-	

1. Guaranteed by design.

**Table 64. Flash memory endurance and data retention**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
$N_{END}$	Endurance	$T_A = -40$ to $+105$ °C	10	kcycles
$t_{RET}$	Data retention	1 kcycle <sup>(2)</sup> at $T_A = 85$ °C	30	Years
		1 kcycle <sup>(2)</sup> at $T_A = 105$ °C	15	
		1 kcycle <sup>(2)</sup> at $T_A = 125$ °C	7	
		10 kcycles <sup>(2)</sup> at $T_A = 55$ °C	30	
		10 kcycles <sup>(2)</sup> at $T_A = 85$ °C	15	
		10 kcycles <sup>(2)</sup> at $T_A = 105$ °C	10	

1. Guaranteed by characterization results.

2. Cycling performed over the whole temperature range.

### 6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to  $V_{DD}$  and  $V_{SS}$  through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in [Table 65](#). They are based on the EMS levels and classes defined in application note AN1709.

**Table 65. EMS characteristics**

Symbol	Parameter	Conditions	Level/ Class
$V_{FESD}$	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}$ , $T_A = +25 \text{ }^\circ\text{C}$ , $f_{HCLK} = 80 \text{ MHz}$ , conforming to IEC 61000-4-2	2B
$V_{EFTB}$	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}$ , $T_A = +25 \text{ }^\circ\text{C}$ , $f_{HCLK} = 80 \text{ MHz}$ , conforming to IEC 61000-4-4	5A

#### Designing hardened software to avoid noise problems


EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

**Figure 31. I/O AC characteristics definition<sup>(1)</sup>**

1. Refer to [Table 72: I/O AC characteristics](#).

### 6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$ .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 22: General operating conditions](#).

**Table 73. NRST pin characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}$	NRST input low level voltage	-	-	-	$0.3 \times V_{DDIOx}$	V
$V_{IH(NRST)}$	NRST input high level voltage	-	$0.7 \times V_{DDIOx}$	-	-	
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
$R_{PU}$	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	25	40	55	kΩ
$V_{F(NRST)}$	NRST input filtered pulse	-	-	-	70	ns
$V_{NF(NRST)}$	NRST input not filtered pulse	$1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	350	-	-	ns

1. Guaranteed by design.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).


Table 78. ADC accuracy - limited test conditions 1<sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditions <sup>(4)</sup>				Min	Typ	Max	Unit	
ET	Total unadjusted error	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, $V_{DDA} = V_{REF+} = 3\text{ V}$ , $TA = 25^\circ\text{C}$	Single ended	Fast channel (max speed)	-	4	5		LSB	
				Slow channel (max speed)	-	4	5			
			Differential	Fast channel (max speed)	-	3.5	4.5			
				Slow channel (max speed)	-	3.5	4.5			
	Offset error		Single ended	Fast channel (max speed)	-	1	2.5			
				Slow channel (max speed)	-	1	2.5			
			Differential	Fast channel (max speed)	-	1.5	2.5			
				Slow channel (max speed)	-	1.5	2.5			
	Gain error		Single ended	Fast channel (max speed)	-	2.5	4.5			
				Slow channel (max speed)	-	2.5	4.5			
ED	Differential linearity error		Differential	Fast channel (max speed)	-	2.5	3.5			
				Slow channel (max speed)	-	2.5	3.5			
			Single ended	Fast channel (max speed)	-	1	1.5			
				Slow channel (max speed)	-	1	1.5			
	Integral linearity error		Differential	Fast channel (max speed)	-	1	1.2			
				Slow channel (max speed)	-	1	1.2			
			Single ended	Fast channel (max speed)	-	1.5	2.5			
				Slow channel (max speed)	-	1.5	2.5			
			Differential	Fast channel (max speed)	-	1	2			
				Slow channel (max speed)	-	1	2			
ENOB	Effective number of bits	Single ended	Fast channel (max speed)	10.4	10.5	-			bits	
			Slow channel (max speed)	10.4	10.5	-				
		Differential	Fast channel (max speed)	10.8	10.9	-				
			Slow channel (max speed)	10.8	10.9	-				
	SINAD	Single ended	Fast channel (max speed)	64.4	65	-			dB	
			Slow channel (max speed)	64.4	65	-				
		Differential	Fast channel (max speed)	66.8	67.4	-				
			Slow channel (max speed)	66.8	67.4	-				
SNR	Signal-to-noise and distortion ratio	Single ended	Fast channel (max speed)	65	66	-			dB	
			Slow channel (max speed)	65	66	-				
	Signal-to-noise ratio	Differential	Fast channel (max speed)	67	68	-				
			Slow channel (max speed)	67	68	-				

**Table 78. ADC accuracy - limited test conditions 1<sup>(1)(2)(3)</sup> (continued)**

Symbol	Parameter	Conditions <sup>(4)</sup>			Min	Typ	Max	Unit
THD	Total harmonic distortion	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, $V_{DDA} = V_{REF+} = 3$ V, $TA = 25$ °C	Single ended	Fast channel (max speed)	-	-74	-73	dB
				Slow channel (max speed)	-	-74	-73	
			Differential	Fast channel (max speed)	-	-79	-76	
				Slow channel (max speed)	-	-79	-76	

1. Guaranteed by design.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enable when  $V_{DDA} < 2.4$  V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA} < 2.4$  V). It is disable when  $V_{DDA} \geq 2.4$  V. No oversampling.

**Figure 46. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms**

**Table 114. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_w(CLK)$	FMC_CLK period	$2T_{HCLK} - 0.5$	-	ns
$t_d(CLKL-NExL)$	FMC_CLK low to FMC_NEx low (x=0..2)	-	2	
$t_d(CLKH-NExH)$	FMC_CLK high to FMC_NEx high (x= 0...2)	$T_{HCLK} + 0.5$	-	
$t_d(CLKL-NADVl)$	FMC_CLK low to FMC_NADV low	-	1	
$t_d(CLKL-NADVh)$	FMC_CLK low to FMC_NADV high	0	-	
$t_d(CLKL-AV)$	FMC_CLK low to FMC_Ax valid (x=16...25)	-	4.5	
$t_d(CLKH-AIV)$	FMC_CLK high to FMC_Ax invalid (x=16...25)	$T_{HCLK}$	-	
$t_d(CLKL-NWEL)$	FMC_CLK low to FMC_NWE low	-	1.5	
$t_d(CLKH-NWEH)$	FMC_CLK high to FMC_NWE high	$T_{HCLK} + 0.5$	-	
$t_d(CLKL-ADV)$	FMC_CLK low to FMC_AD[15:0] valid	-	3	
$t_d(CLKL-ADIV)$	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
$t_d(CLKL-DATA)$	FMC_A/D[15:0] valid data after FMC_CLK low	-	3.5	
$t_d(CLKL-NBLL)$	FMC_CLK low to FMC_NBL low	-	2	
$t_d(CLKH-NBLH)$	FMC_CLK high to FMC_NBL high	$T_{HCLK} + 0.5$	-	
$t_{su}(NWAIT-CLKH)$	FMC_NWAIT valid before FMC_CLK high	2	-	
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	3.5	-	

1. CL = 30 pF.

2. Guaranteed by characterization results.

**Table 116. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_w(\text{CLK})$	FMC_CLK period	$2T_{\text{HCLK}} - 0.5$	-	ns
$t_d(\text{CLKL-NExL})$	FMC_CLK low to FMC_NEx low ( $x=0..2$ )	-	2	
$t_d(\text{CLKH-NExH})$	FMC_CLK high to FMC_NEx high ( $x=0..2$ )	$T_{\text{HCLK}} + 0.5$	-	
$t_d(\text{CLKL-NADVl})$	FMC_CLK low to FMC_NADV low	-	0.5	
$t_d(\text{CLKL-NADVh})$	FMC_CLK low to FMC_NADV high	0	-	
$t_d(\text{CLKL-AV})$	FMC_CLK low to FMC_Ax valid ( $x=16..25$ )	-	4	
$t_d(\text{CLKH-AIV})$	FMC_CLK high to FMC_Ax invalid ( $x=16..25$ )	0	-	
$t_d(\text{CLKL-NWEL})$	FMC_CLK low to FMC_NWE low	-	1.5	
$t_d(\text{CLKH-NWEH})$	FMC_CLK high to FMC_NWE high	$T_{\text{HCLK}} + 1$	-	
$t_d(\text{CLKL-Data})$	FMC_D[15:0] valid data after FMC_CLK low	-	3	
$t_d(\text{CLKL-NBLL})$	FMC_CLK low to FMC_NBL low	1.5	-	
$t_d(\text{CLKH-NBLH})$	FMC_CLK high to FMC_NBL high	$T_{\text{HCLK}} + 0.5$	-	
$t_{su}(\text{NWAIT-CLKH})$	FMC_NWAIT valid before FMC_CLK high	2	-	
$t_h(\text{CLKH-NWAIT})$	FMC_NWAIT valid after FMC_CLK high	3.5	-	

1. CL = 30 pF.


2. Guaranteed by characterization results.

### NAND controller waveforms and timings

*Figure 54* through *Figure 57* represent synchronous waveforms, and *Table 117* and *Table 118* provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- COM.FMC\_SetupTime = 0x01
- COM.FMC\_WaitSetupTime = 0x03
- COM.FMC\_HoldSetupTime = 0x02
- COM.FMC\_HiZSetupTime = 0x01
- ATT.FMC\_SetupTime = 0x01
- ATT.FMC\_WaitSetupTime = 0x03
- ATT.FMC\_HoldSetupTime = 0x02
- ATT.FMC\_HiZSetupTime = 0x01
- Bank = FMC\_Bank\_NAND
- MemoryDataWidth = FMC\_MemoryDataWidth\_16b
- ECC = FMC\_ECC\_Enable
- ECCPageSize = FMC\_ECCPageSize\_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the  $T_{\text{HCLK}}$  is the HCLK clock period.

**Figure 57. NAND controller waveforms for common memory write access****Table 117. Switching characteristics for NAND Flash read cycles<sup>(1)(2)</sup>**

Symbol	Parameter	Min	Max	Unit
$T_{w(\text{NOE})}$	FMC_NOE low width	$4T_{\text{HCLK}}-0.5$	$4T_{\text{HCLK}}+0.5$	ns
$T_{su(\text{D-NOE})}$	FMC_D[15-0] valid data before FMC_NOE high	12	-	
$T_{h(\text{NOE-D})}$	FMC_D[15-0] valid data after FMC_NOE high	0	-	
$T_{d(\text{NCE-NOE})}$	FMC_NCE valid before FMC_NOE low	-	$3T_{\text{HCLK}}+1$	
$T_{h(\text{NOE-ALE})}$	FMC_NOE high to FMC_ALE invalid	$4T_{\text{HCLK}}-2$	-	

1. CL = 30 pF.

2. Guaranteed by characterization results.

**Table 118. Switching characteristics for NAND Flash write cycles<sup>(1)(2)</sup>**

Symbol	Parameter	Min	Max	Unit
$T_{w(\text{NWE})}$	FMC_NWE low width	$4T_{\text{HCLK}}-0.5$	$4T_{\text{HCLK}}+0.5$	ns
$T_{v(\text{NWE-D})}$	FMC_NWE low to FMC_D[15-0] valid	5	-	
$T_{h(\text{NWE-D})}$	FMC_NWE high to FMC_D[15-0] invalid	$2T_{\text{HCLK}}-1$	-	
$T_{d(\text{D-NWE})}$	FMC_D[15-0] valid before FMC_NWE high	$5T_{\text{HCLK}}-1$	-	
$T_{d(\text{NCE-NWE})}$	FMC_NCE valid before FMC_NWE low	-	$3T_{\text{HCLK}}+1$	
$T_{h(\text{NWE-ALE})}$	FMC_NWE high to FMC_ALE invalid	$2T_{\text{HCLK}}-2$	-	

1. CL = 30 pF.

2. Guaranteed by characterization results.

### 6.3.30 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in [Table 119](#) for DCMI are derived from tests performed under the ambient temperature,  $f_{\text{HCLK}}$  frequency and  $V_{\text{DD}}$  supply voltage