## NXP USA Inc. - SPC5602DF1MLH4 Datasheet





#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | e200z0h  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 48MHz  |
| Connectivity               | CANbus, LINbus, SCI, SPI   |
| Peripherals                | DMA, POR, PWM, WDT   |
| Number of I/O              | 45   |
| Program Memory Size        | 256KB (256K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 4K x 16  |
| RAM Size                   | 16K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V  |
| Data Converters            | A/D 16x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 64-LQFP  |
| Supplier Device Package    | 64-LQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5602df1mlh4 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Block diagram**



## Figure 1. MPC5602D series block diagram

Table 2 summarizes the functions of all blocks present in the MPC5602D series of microcontrollers. Please note that the presence and number of blocks varies by device and package.

#### MPC5602D Microcontroller Data Sheet, Rev. 6

| Block   | Function   |
|---|--|
| Real-time counter (RTC)                       | Provides a free-running counter and interrupt generation capability that can be used for timekeeping applications  |
| Reset generation module<br>(MC_RGM)           | Centralizes reset sources and manages the device reset sequence of the device  |
| Static random-access memory (SRAM)            | Provides storage for program code, constants, and variables  |
| System integration unit lite (SIUL)           | Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration         |
| System status and configuration module (SSCM) | Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable |
| System timer module (STM)                     | Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks  |
| Software watchdog timer (SWT)                 | Provides protection from runaway code  |
| Wakeup unit (WKPU)                            | Supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.   |

Table 2. MPC5602D series block summary (continued)

# **3** Package pinouts and signal descriptions

## 3.1 Package pinouts

The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to Table 5.

|          |         |                                    |  |   |  |             | T<br>ttion                     | Pin n   | umber    |
|----------|---------|------------------------------------|--|---|--|-------------|--------------------------------|---------|----------|
| Port pin | PCR     | Alternate<br>function <sup>1</sup> | Function   | Peripheral                                  | I/O<br>direction <sup>2</sup>          | Pad<br>type | RESE <sup>:</sup><br>configura | 64 LQFP | 100 LQFP |
| PA[15]   | PCR[15] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[15]<br>CS0_0<br>SCK_0<br>E0UC[1]<br>WKPU[10] <sup>3</sup> | SIUL<br>DSPI_0<br>DSPI_0<br>eMIOS_0<br>WKPU | I/O<br>I/O<br>I/O<br>I                 | Μ           | Tristate                       | 18      | 27       |
|          |         |                                    |  | Port  | В                                      |             |                                |         |          |
| PB[0]    | PCR[16] | AF0<br>AF1                         | GPIO[16]<br>CAN0TX   | SIUL<br>FlexCAN_0                           | I/O<br>O                               | М           | Tristate                       | 14      | 23       |
|          |         | AF3                                | LIN2TX   | LINFlex_2                                   | 0                                      |             |                                |         |          |
| PB[1]    | PCR[17] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[17]<br>—<br>LIN0RX<br>WKPU[4] <sup>3</sup><br>CAN0RX      | SIUL<br>—<br>LINFlex_0<br>WKPU<br>FlexCAN_0 | I/O<br>—<br>I<br>I                     | S           | Tristate                       | 15      | 24       |
| PB[2]    | PCR[18] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[18]<br>LIN0TX<br>—<br>—                                   | SIUL<br>LINFlex_0<br>—                      | I/O<br>O<br>—                          | М           | Tristate                       | 64      | 100      |
| PB[3]    | PCR[19] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[19]<br>—<br>—<br>WKPU[11] <sup>3</sup><br>LIN0RX          | SIUL<br>—<br>—<br>WKPU<br>LINFlex_0         | I/O<br>—<br>—<br>—<br>—<br>—<br>—<br>— | S           | Tristate                       | 1       | 1        |
| PB[4]    | PCR[20] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[20]<br>—<br>—<br>—<br>ADC1_P[0]                           | SIUL<br>—<br>—<br>—<br>ADC                  | <br>                                   | Ι           | Tristate                       | 32      | 50       |
| PB[5]    | PCR[21] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[21]<br>—<br>—<br>—<br>ADC1_P[1]                           | SIUL<br>—<br>—<br>—<br>ADC                  |  | Ι           | Tristate                       | 35      | 53       |
| PB[6]    | PCR[22] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[22]<br>—<br>—<br>—<br>ADC1_P[2]                           | SIUL<br>—<br>—<br>—<br>ADC                  | <br><br><br>                           | Ι           | Tristate                       | 36      | 54       |

| Table 5. Fund | ctional port | pin descript | ions (continued) |
|---------------|--------------|--------------|------------------|
|---------------|--------------|--------------|------------------|

.

## Package pinouts and signal descriptions

|          |         |                                    |  |                                       |                               |             | r<br>tion                      | Pin n   | umber    |
|----------|---------|------------------------------------|--|---------------------------------------|-------------------------------|-------------|--------------------------------|---------|----------|
| Port pin | PCR     | Alternate<br>function <sup>1</sup> | Function   | Peripheral                            | I/O<br>direction <sup>2</sup> | Pad<br>type | RESE <sup>-</sup><br>configura | 64 LQFP | 100 LQFP |
| PD[8]    | PCR[56] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[56]<br>—<br>—<br>ADC1_P[12]                 | SIUL<br> <br>ADC                      |                               | -           | Tristate                       |         | 49       |
| PD[9]    | PCR[57] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[57]<br>—<br>—<br>—<br>ADC1_P[13]            | SIUL<br>—<br>—<br>—<br>ADC            |                               | Ι           | Tristate                       |         | 56       |
| PD[10]   | PCR[58] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[58]<br>—<br>—<br>—<br>ADC1_P[14]            | SIUL<br>—<br>—<br>ADC                 |                               | Ι           | Tristate                       |         | 57       |
| PD[11]   | PCR[59] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[59]<br>—<br>—<br>—<br>ADC1_P[15]            | SIUL<br>—<br>—<br>ADC                 | <br><br><br>                  | I           | Tristate                       | _       | 58       |
| PD[12]   | PCR[60] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[60]<br>CS5_0<br>E0UC[24]<br>—<br>ADC1_S[8]  | SIUL<br>DSPI_0<br>eMIOS_0<br><br>ADC  | I/O<br>O<br>I/O<br>—<br>I     | J           | Tristate                       |         | 60       |
| PD[13]   | PCR[61] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[61]<br>CS0_1<br>E0UC[25]<br>—<br>ADC1_S[9]  | SIUL<br>DSPI_1<br>eMIOS_0<br>—<br>ADC | I/O<br>I/O<br>I/O<br>I        | J           | Tristate                       | _       | 62       |
| PD[14]   | PCR[62] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[62]<br>CS1_1<br>E0UC[26]<br>—<br>ADC1_S[10] | SIUL<br>DSPI_1<br>eMIOS_0<br>—<br>ADC | I/O<br>O<br>I/O<br>I          | J           | Tristate                       | _       | 64       |
| PD[15]   | PCR[63] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[63]<br>CS2_1<br>E0UC[27]<br>—<br>ADC1_S[11] | SIUL<br>DSPI_1<br>eMIOS_0<br><br>ADC  | I/O<br>O<br>I/O<br>I          | J           | Tristate                       | _       | 66       |
|          |         |                                    |  | Port                                  | E                             |             |                                |         |          |

 Table 5. Functional port pin descriptions (continued)

| Symbo                           |    | C | Parameter  | Conditions                  | Va                   | lue                   | Unit |
|---------------------------------|----|---|--|-----------------------------|----------------------|-----------------------|------|
| Symbo                           | 1  | C | Farameter  | Conditions                  | Min                  | Max                   | Unit |
| V <sub>DD_BV</sub> <sup>3</sup> | SR | — | Voltage on VDD_BV pin (regulator supply) with  | _                           | 3.0                  | 3.6                   | V    |
|                                 |    |   | respect to ground (V <sub>SS</sub> )   | Relative to V <sub>DD</sub> | $V_{DD} - 0.1$       | V <sub>DD</sub> + 0.1 |      |
| V <sub>SS_ADC</sub>             | SR | _ | Voltage on VSS_HV_ADC (ADC reference) pin<br>with respect to ground (V <sub>SS</sub> ) | —                           | V <sub>SS</sub> -0.1 | V <sub>SS</sub> + 0.1 | V    |
| $V_{DD_ADC}^4$                  | SR | _ | Voltage on VDD_HV_ADC pin (ADC reference)  | _                           | 3.0 <sup>5</sup>     | 3.6                   | V    |
|                                 |    |   | with respect to ground (V <sub>SS</sub> )  | Relative to V <sub>DD</sub> | $V_{DD}-0.1$         | V <sub>DD</sub> + 0.1 |      |
| V <sub>IN</sub>                 | SR |   | Voltage on any GPIO pin with respect to ground   | —                           | $V_{SS}-0.1$         | —                     | V    |
|                                 |    |   | (V <sub>SS</sub> )   | Relative to V <sub>DD</sub> | —                    | V <sub>DD</sub> + 0.1 |      |
| I <sub>INJPAD</sub>             | SR | _ | Injected input current on any pin during overload condition                            | —                           | -5                   | 5                     | mA   |
| I <sub>INJSUM</sub>             | SR |   | Absolute sum of all injected input currents during overload condition                  | —                           | -50                  | 50                    | mA   |
| TV <sub>DD</sub>                | SR |   | V <sub>DD</sub> slope to ensure correct power up <sup>6</sup>                          | —                           | —                    | 0.25                  | V/µs |
| T <sub>A C-Grade</sub><br>Part  | SR | _ | Ambient temperature under bias   | f <sub>CPU</sub> ≤ 48 MHz   | -40                  | 85                    | °C   |
| T <sub>J C-Grade</sub><br>Part  | SR |   | Junction temperature under bias  |                             | -40                  | 110                   |      |
| T <sub>A V-Grade</sub><br>Part  | SR |   | Ambient temperature under bias   |                             | -40                  | 105                   |      |
| T <sub>J V-Grade</sub><br>Part  | SR | _ | Junction temperature under bias  |                             | -40                  | 130                   |      |
| T <sub>A M-Grade</sub><br>Part  | SR | — | Ambient temperature under bias   | ]                           | -40                  | 125                   |      |
| T <sub>J M-Grade</sub><br>Part  | SR | — | Junction temperature under bias  | ]                           | -40                  | 150                   |      |

Table 11. Recommended operating conditions (3.3 V) (continued)

<sup>1</sup> 100 nF capacitance needs to be provided between each V<sub>DD</sub>/V<sub>SS</sub> pair.
 <sup>2</sup> 330 nF capacitance needs to be provided between each V<sub>DD\_LV</sub>/V<sub>SS\_LV</sub> supply pair.

<sup>3</sup> 470 nF capacitance needs to be provided between V<sub>DD\_BV</sub> and the nearest V<sub>SS\_LV</sub> (higher value may be needed depending on external regulator characteristics).

 $^4$  100 nF capacitance needs to be provided between  $V_{DD\_ADC}/V_{SS\_ADC}$  pair.

<sup>5</sup> Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V<sub>LVDHVL</sub>, device is reset.

<sup>6</sup> Guaranteed by device validation

| Symbo           |    | c | Parameter                     | Conditions  | Val | Unit |     |
|-----------------|----|---|-------------------------------|-------------|-----|------|-----|
| Symbol          |    | Ŭ |                               | Contailions | Min |      | Max |
| V <sub>SS</sub> | SR |   | Digital ground on VSS_HV pins | —           | 0   | 0    | V   |

| Table 12. Recommended operating | conditions (5.0 V) |
|---------------------------------|--------------------|
|---------------------------------|--------------------|

| Cumha                           |                    | ~ | Baranta   | Conditions                   | Va                    | Unit                  |      |
|---------------------------------|--------------------|---|---|------------------------------|-----------------------|-----------------------|------|
| Symbo                           |                    | C | Parameter   | Conditions                   | Min                   | Max                   | Unit |
| V <sub>DD</sub> <sup>1</sup>    | SR                 |   | Voltage on VDD_HV pins with respect to ground                                     | _                            | 4.5                   | 5.5                   | V    |
|                                 |                    |   | (V <sub>SS</sub> )  | Voltage drop <sup>2</sup>    | 3.0                   | 5.5                   |      |
| V <sub>SS_LV</sub> <sup>3</sup> | SR                 |   | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V_SS) | —                            | V <sub>SS</sub> - 0.1 | V <sub>SS</sub> + 0.1 | V    |
| V <sub>DD_BV</sub> <sup>4</sup> | SR                 | _ | Voltage on VDD_BV pin (regulator supply) with                                     | —                            | 4.5                   | 5.5                   | V    |
|                                 |                    |   | respect to ground (V <sub>SS</sub> )  | Voltage drop <sup>(2)</sup>  | 3.0                   | 5.5                   |      |
|                                 |                    |   |   | Relative to V <sub>DD</sub>  | $V_{DD}-0.1$          | V <sub>DD</sub> + 0.1 |      |
| V <sub>SS_ADC</sub>             | SR                 |   | Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> | —                            | V <sub>SS</sub> - 0.1 | V <sub>SS</sub> + 0.1 | V    |
| $V_{DD_ADC}^5$                  | SR                 |   | Voltage on VDD_HV_ADC pin (ADC reference) with                                    | —                            | 4.5                   | 5.5                   | V    |
|                                 |                    |   | respect to ground (V <sub>SS</sub> )  | Voltage drop <sup>(2)</sup>  | 3.0                   | 5.5                   |      |
|                                 |                    |   |   | Relative to V <sub>DD</sub>  | $V_{DD}-0.1$          | V <sub>DD</sub> + 0.1 |      |
| V <sub>IN</sub>                 | SR                 |   | Voltage on any GPIO pin with respect to ground                                    | —                            | $V_{SS}-0.1$          | —                     | V    |
|                                 | (V <sub>SS</sub> ) |   | (V <sub>SS</sub> )  | Relative to V <sub>DD</sub>  | —                     | V <sub>DD</sub> + 0.1 |      |
| I <sub>INJPAD</sub>             | SR                 |   | Injected input current on any pin during overload condition                       | —                            | -5                    | 5                     | mA   |
| I <sub>INJSUM</sub>             | SR                 | — | Absolute sum of all injected input currents during overload condition             | —                            | -50                   | 50                    | mA   |
| TV <sub>DD</sub>                | SR                 | _ | V <sub>DD</sub> slope to ensure correct power up <sup>6</sup>                     | —                            | —                     | 0.25                  | V/µs |
| T <sub>A C-Grade</sub><br>Part  | SR                 | — | Ambient temperature under bias  | $f_{CPU} \le 48 \text{ MHz}$ | -40                   | 85                    | °C   |
| T <sub>J C-Grade</sub><br>Part  | SR                 |   | Junction temperature under bias   |                              | -40                   | 110                   |      |
| T <sub>A V-Grade</sub><br>Part  | SR                 |   | Ambient temperature under bias  |                              | -40                   | 105                   |      |
| T <sub>J V-Grade</sub><br>Part  | SR                 |   | Junction temperature under bias   | •                            | -40                   | 130                   |      |
| T <sub>A M-Grade</sub><br>Part  | SR                 | — | Ambient temperature under bias  |                              | -40                   | 125                   |      |
| T <sub>J M-Grade</sub><br>Part  | SR                 |   | Junction temperature under bias   |                              | -40                   | 150                   |      |

Table 12. Recommended operating conditions (5.0 V) (continued)

 $^1$  100 nF capacitance needs to be provided between each  $V_{\text{DD}}/V_{\text{SS}}$  pair.

<sup>2</sup> Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.6 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

 $^{3}$  330 nF capacitance needs to be provided between each V<sub>DD\_LV</sub>/V<sub>SS\_LV</sub> supply pair.

<sup>4</sup> 470 nF capacitance needs to be provided between V<sub>DD\_BV</sub> and the nearest V<sub>SS\_LV</sub> (higher value may be needed depending on external regulator characteristics).

 $^5\,$  100 nF capacitance needs to be provided between V\_DD\_ADC/V\_SS\_ADC pair.

<sup>6</sup> Guaranteed by device validation

## MPC5602D Microcontroller Data Sheet, Rev. 6

- Table 16 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 17 provides output driver characteristics for I/O pads when in MEDIUM configuration.

| Symbol           |    | C | Parameter              | Conditions <sup>1</sup>                            |                     | Value |     |     | Unit |
|------------------|----|---|------------------------|--|---------------------|-------|-----|-----|------|
|                  |    | • | i di dineter           |  |                     |       | Тур | Max |      |
| I <sub>WPU</sub> | CC | Ρ | Weak pull-up current   | $V_{IN} = V_{IL}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | PAD3V5V = 0         | 10    | —   | 150 | μΑ   |
|                  |    | С | absolute value         |  | $PAD3V5V = 1^2$     | 10    | —   | 250 |      |
|                  |    | Ρ |                        | $V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$ | PAD3V5V = 1         | 10    | —   | 150 |      |
| I <sub>WPD</sub> | СС | Ρ | Weak pull-down current | $V_{IN} = V_{IH}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | PAD3V5V = 0         | 10    | —   | 150 | μΑ   |
|                  |    | С | absolute value         |  | $PAD3V5V = 1^{(2)}$ | 10    | —   | 250 |      |
|                  |    | Ρ |                        | $V_{IN} = V_{IH}, V_{DD} = 3.3 \text{ V} \pm 10\%$ | PAD3V5V = 1         | 10    | —   | 150 |      |

## Table 15. I/O pull-up/pull-down DC electrical characteristics

 $^1~V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

<sup>2</sup> The configuration PAD3V5 = 1 when  $V_{DD}$  = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

## Table 16. SLOW configuration output buffer electrical characteristics

| Symbol          |    | C | Parameter                               |           | v  | Unit                  |     |                    |      |
|-----------------|----|---|---|-----------|--|-----------------------|-----|--------------------|------|
| Joyin           |    | Ŭ | i arameter                              |           | Conditions   | Min                   | Тур | Max                | onne |
| V <sub>OH</sub> | СС | Ρ | Output high level<br>SLOW configuration | Push Pull | $I_{OH} = -2 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$<br>(recommended) | 0.8V <sub>DD</sub>    | —   | —                  | V    |
|                 |    | С |   |           | I <sub>OH</sub> = -2 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>2</sup>                  | 0.8V <sub>DD</sub>    | —   | —                  |      |
|                 |    | С |   |           | I <sub>OH</sub> = −1 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1<br>(recommended)              | V <sub>DD</sub> – 0.8 | —   | _                  |      |
| V <sub>OL</sub> | СС | Ρ | Output low level<br>SLOW configuration  | Push Pull | $I_{OL} = 2 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$<br>(recommended)  | _                     | —   | 0.1V <sub>DD</sub> | V    |
|                 |    | С |   |           | I <sub>OL</sub> = 2 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(2)</sup>                 | _                     |     | 0.1V <sub>DD</sub> |      |
|                 |    | С |   |           | $I_{OL} = 1 \text{ mA},$<br>$V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$<br>(recommended)  | —                     | —   | 0.5                |      |

 $\overline{}^{1}$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

|        | 100 LQFP/64 LQFP     |         |         |         |  |  |  |  |  |
|--------|----------------------|---------|---------|---------|--|--|--|--|--|
| Pad    | Weig                 | ht 5 V  | Weigh   | t 3.3 V |  |  |  |  |  |
|        | SRC <sup>2</sup> = 0 | SRC = 1 | SRC = 0 | SRC = 1 |  |  |  |  |  |
| PD[5]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PD[6]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PD[7]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PD[8]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PB[4]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PB[5]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PB[6]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PB[7]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PD[9]  | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PD[10] | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PD[11] | 1%                   | 1%      | 1%      | 1%      |  |  |  |  |  |
| PB[11] | 9%                   | 9%      | 11%     | 11%     |  |  |  |  |  |
| PD[12] | 8%                   | 8%      | 10%     | 10%     |  |  |  |  |  |
| PB[12] | 8%                   | 8%      | 10%     | 10%     |  |  |  |  |  |
| PD[13] | 8%                   | 8%      | 9%      | 9%      |  |  |  |  |  |
| PB[13] | 8%                   | 8%      | 9%      | 9%      |  |  |  |  |  |
| PD[14] | 7%                   | 7%      | 9%      | 9%      |  |  |  |  |  |
| PB[14] | 7%                   | 7%      | 8%      | 8%      |  |  |  |  |  |
| PD[15] | 7%                   | 7%      | 8%      | 8%      |  |  |  |  |  |
| PB[15] | 6%                   | 6%      | 7%      | 7%      |  |  |  |  |  |
| PA[3]  | 6%                   | 6%      | 7%      | 7%      |  |  |  |  |  |
| PA[7]  | 4%                   | 4%      | 5%      | 5%      |  |  |  |  |  |
| PA[8]  | 4%                   | 4%      | 5%      | 5%      |  |  |  |  |  |
| PA[9]  | 4%                   | 4%      | 5%      | 5%      |  |  |  |  |  |
| PA[10] | 5%                   | 5%      | 6%      | 6%      |  |  |  |  |  |
| PA[11] | 5%                   | 5%      | 6%      | 6%      |  |  |  |  |  |
| PE[12] | 5%                   | 5%      | 6%      | 6%      |  |  |  |  |  |
| PC[3]  | 5%                   | 5%      | 6%      | 6%      |  |  |  |  |  |
| PC[2]  | 5%                   | 7%      | 6%      | 6%      |  |  |  |  |  |
| PA[5]  | 5%                   | 6%      | 5%      | 6%      |  |  |  |  |  |
| PA[6]  | 4%                   | 4%      | 5%      | 5%      |  |  |  |  |  |
| PC[1]  | 5%                   | 17%     | 4%      | 12%     |  |  |  |  |  |

## Table 21. I/O weight<sup>1</sup> (continued)

| Symbol                | I  | <u>د</u> | Parameter   | Conditions <sup>1</sup>                                     |                  | Value            |                  | Unit |
|-----------------------|----|----------|---|---|------------------|------------------|------------------|------|
| Symbol                | I  | C        | Farameter   | Conditions  | Min              | Тур              | Max              | Unit |
| C <sub>DEC1</sub>     | SR |          | Decoupling capacitance <sup>2</sup> ballast                             | $V_{DD_BV}/V_{SS_LV}$ pair:<br>$V_{DD_BV} = 4.5$ V to 5.5 V | 100 <sup>3</sup> | 470 <sup>4</sup> |                  | nF   |
|                       |    |          |   | $V_{DD_BV}/V_{SS_LV}$ pair:<br>$V_{DD_BV} = 3 V$ to 3.6 V   | 400              |                  |                  |      |
| C <sub>DEC2</sub>     | SR |          | Decoupling capacitance regulator supply                                 | V <sub>DD</sub> /V <sub>SS</sub> pair                       | 10               | 100              | —                | nF   |
| V <sub>MREG</sub>     | СС | Т        | Main regulator output voltage   | Before exiting from reset                                   | —                | 1.32             | —                | V    |
|                       |    | Ρ        |   | After trimming  | 1.16             | 1.28             | _                | -    |
| I <sub>MREG</sub>     | SR |          | Main regulator current provided to $V_{DD_{LV}}$ domain                 | —   | _                | _                | 150              | mA   |
| I <sub>MREGINT</sub>  | СС | D        | Main regulator module current   | I <sub>MREG</sub> = 200 mA                                  | _                | —                | 2                | mA   |
|                       |    |          | consumption   | I <sub>MREG</sub> = 0 mA                                    | —                | —                | 1                |      |
| V <sub>LPREG</sub>    | СС | Ρ        | Low-power regulator output voltage                                      | After trimming  | 1.16             | 1.28             | _                | V    |
| I <sub>LPREG</sub>    | SR |          | Low power regulator current provided to $V_{\text{DD\_LV}}$ domain      | —   | —                | _                | 15               | mA   |
| I <sub>LPREGINT</sub> | СС | D        | Low-power regulator module current consumption                          | I <sub>LPREG</sub> = 15 mA;<br>T <sub>A</sub> = 55 °C       | _                | _                | 600              | μA   |
|                       |    |          |   | I <sub>LPREG</sub> = 0 mA;<br>T <sub>A</sub> = 55 °C        | _                | 5                |                  | -    |
| V <sub>ULPREG</sub>   | СС | Ρ        | Ultra low power regulator output voltage                                | After trimming  | 1.16             | 1.28             |                  | V    |
| I <sub>ULPREG</sub>   | SR | _        | Ultra low power regulator current provided to V <sub>DD_LV</sub> domain |   | _                | _                | 5                | mA   |
| IULPREGINT            | сс | D        | Ultra low power regulator module<br>current consumption                 | I <sub>ULPREG</sub> = 5 mA;<br>T <sub>A</sub> = 55 °C       | _                | _                | 100              | μA   |
|                       |    |          |   | I <sub>ULPREG</sub> = 0 mA;<br>T <sub>A</sub> = 55 °C       | —                | 2                |                  |      |
| I <sub>DD_BV</sub>    | СС | D        | In-rush average current on $V_{DD_BV}$ during power-up <sup>5</sup>     | —   | _                | _                | 300 <sup>6</sup> | mA   |

Table 23. Voltage regulator electrical characteristics (continued)

 $^{1}$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

<sup>2</sup> This capacitance value is driven by the constraints of the external voltage regulator supplying the V<sub>DD\_BV</sub> voltage. A typical value is in the range of 470 nF.

 $^3\,$  This value is acceptable to guarantee operation from 4.5 V to 5.5 V.

<sup>4</sup> External regulator and capacitance circuitry must be capable of providing I<sub>DD\_BV</sub> while maintaining supply V<sub>DD\_BV</sub> in operating range.

<sup>5</sup> In-rush average current is seen only for short time during power-up and on standby exit (maximum 20 μs, depending on external capacitances to be loaded).

<sup>6</sup> The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I<sub>MREG</sub> value for minimum amount of current to be provided in cc.

| Symbol                 |    | C | Parameter                                   | Conditions <sup>1</sup> |      | Value |      | Unit |
|------------------------|----|---|---|-------------------------|------|-------|------|------|
| Cymbol                 |    | Ŭ | i alancici                                  | Conditions              | Min  | Тур   | Мах  |      |
| V <sub>PORUP</sub>     | SR | Ρ | Supply for functional POR module            | T <sub>A</sub> = 25 °C, | 1.0  |       | 5.5  | V    |
| V <sub>PORH</sub>      | СС | Ρ | Power-on reset threshold                    | after trimming          | 1.5  |       | 2.6  | V    |
| V <sub>LVDHV3H</sub>   | СС | Т | LVDHV3 low voltage detector high threshold  |                         |      |       | 2.95 | V    |
| V <sub>LVDHV3L</sub>   | СС | Ρ | LVDHV3 low voltage detector low threshold   |                         | 2.6  |       | 2.9  | V    |
| V <sub>LVDHV3BH</sub>  | СС | Ρ | LVDHV3B low voltage detector high threshold |                         |      |       | 2.95 | V    |
| V <sub>LVDHV3BL</sub>  | СС | Ρ | LVDHV3B low voltage detector low threshold  |                         | 2.6  |       | 2.9  | V    |
| V <sub>LVDHV5H</sub>   | СС | Т | LVDHV5 low voltage detector high threshold  |                         |      |       | 4.5  | V    |
| V <sub>LVDHV5L</sub>   | СС | Ρ | LVDHV5 low voltage detector low threshold   |                         | 3.8  |       | 4.4  | V    |
| V <sub>LVDLVCORL</sub> | СС | Ρ | LVDLVCOR low voltage detector low threshold |                         | 1.08 |       | 1.16 | V    |
| V <sub>LVDLVBKPL</sub> | СС | Ρ | LVDLVBKP low voltage detector low threshold | ]                       | 1.08 | —     | 1.16 | V    |

Table 24. Low voltage detector electrical characteristics

 $^{1}$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

## 4.10 Power consumption

Table 25 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

| Table 25. | Power | consumption | on VDD_ | _BV and | VDD_I | ΗV |
|-----------|-------|-------------|---------|---------|-------|----|
|-----------|-------|-------------|---------|---------|-------|----|

|                                 |    |   |                                     |                             |                         |     |       |                   | r    |
|---------------------------------|----|---|-------------------------------------|-----------------------------|-------------------------|-----|-------|-------------------|------|
| Symbol                          |    | C | Parameter                           | Conditions <sup>1</sup>     |                         |     | Value |                   | Unit |
| Gymbol                          |    | Ŭ | i didineter                         | Conditions                  |                         | Min | Тур   | Max               | onne |
| I <sub>DDMAX</sub> <sup>2</sup> | СС | D | RUN mode maximum<br>average current | _                           |                         |     | 90    | 130 <sup>3</sup>  | mA   |
| I <sub>DDRUN</sub> 4            | СС | Т | RUN mode typical                    | f <sub>CPU</sub> = 8 MHz    |                         | _   | 7     | —                 | mA   |
|                                 |    | Т | average current                     | f <sub>CPU</sub> = 16 MHz   |                         | _   | 18    | _                 |      |
|                                 |    | Т |                                     | f <sub>CPU</sub> = 32 MHz   |                         |     | 29    |                   |      |
|                                 |    | Ρ |                                     | f <sub>CPU</sub> = 48 MHz   |                         |     | 40    | 100               |      |
| IDDHALT                         | СС | С | HALT mode current <sup>6</sup>      | Slow internal RC oscillator | T <sub>A</sub> = 25 °C  |     | 8     | 15                | mA   |
|                                 |    | Ρ |                                     | (128 kHz) running           | T <sub>A</sub> = 125 °C |     | 14    | 25                |      |
| I <sub>DDSTOP</sub>             | СС | Ρ | STOP mode current <sup>7</sup>      | Slow internal RC oscillator | T <sub>A</sub> = 25 °C  |     | 180   | 700 <sup>8</sup>  | μΑ   |
|                                 |    | D |                                     | (128 kHz) running           | T <sub>A</sub> = 55 °C  |     | 500   |                   |      |
|                                 |    | D |                                     |                             | T <sub>A</sub> = 85 °C  |     | 1     | 6 <sup>(8)</sup>  | mA   |
|                                 |    | D |                                     |                             | T <sub>A</sub> = 105 °C |     | 2     | 9 <sup>(8)</sup>  |      |
|                                 |    | Ρ |                                     |                             | T <sub>A</sub> = 125 °C | _   | 4.5   | 12 <sup>(8)</sup> |      |
|                                 |    | 1 |                                     |                             |                         |     |       |                   |      |

| Symbo                 | I  | С | Ratings   | Conditions   | Class   | Max value     | Unit |
|-----------------------|----|---|---|--|---------|---------------|------|
| V <sub>ESD(HBM)</sub> | CC | Т | Electrostatic discharge voltage<br>(Human Body Model) | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-002 | H1C     | 2000          | V    |
| V <sub>ESD(MM)</sub>  | CC | Т | Electrostatic discharge voltage<br>(Machine Model)    | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-003 | M2      | 200           | V    |
| V <sub>ESD(CDM)</sub> | СС | Т | Electrostatic discharge voltage                       | $T_A = 25 ^{\circ}C$                                 | C3A 500 |               | V    |
|                       |    |   | (Charged Device Model)                                | conforming to AEC-Q100-011                           |         | 750 (corners) | V    |

 Table 33. ESD absolute maximum ratings<sup>1 2</sup>

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

## 4.12.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

## Table 34. Latch-up results

| Syn | nbol | С | Parameter             | Conditions                                    | Class      |
|-----|------|---|-----------------------|---|------------|
| LU  | CC   | Т | Static latch-up class | $T_A = 125 \ ^{\circ}C$ conforming to JESD 78 | II level A |

## 4.14 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

| Symbo                         |    | c | Parameter                                       | Conditions <sup>1</sup>   |     | Value |     | Unit |
|-------------------------------|----|---|---|---|-----|-------|-----|------|
| Symbo                         |    | C | Falancie  | Conditions  | Min | Тур   | Мах | Unit |
| f <sub>PLLIN</sub>            | SR | — | FMPLL reference clock <sup>2</sup>              | _   | 4   | _     | 48  | MHz  |
| $\Delta_{PLLIN}$              | SR |   | FMPLL reference clock duty cycle <sup>(2)</sup> | _   | 40  | _     | 60  | %    |
| f <sub>PLLOUT</sub>           | СС | D | FMPLL output clock frequency                    | —   | 16  | _     | 48  | MHz  |
| f <sub>VCO</sub> <sup>3</sup> | СС | Ρ | VCO frequency without<br>frequency modulation   | _   | 256 | _     | 512 | MHz  |
|                               |    |   | VCO frequency with frequency modulation         | _   | 245 | _     | 533 |      |
| f <sub>CPU</sub>              | SR | — | System clock frequency                          | —   | _   | _     | 48  | MHz  |
| f <sub>FREE</sub>             | СС | Ρ | Free-running frequency                          | —   | 20  | _     | 150 | MHz  |
| t <sub>LOCK</sub>             | СС | Ρ | FMPLL lock time                                 | Stable oscillator (f <sub>PLLIN</sub> = 16 MHz)   | _   | 40    | 100 | μs   |
| $\Delta t_{LTJIT}$            | СС | _ | FMPLL long term jitter                          | f <sub>PLLIN</sub> = 16 MHz (resonator),<br>f <sub>PLLCLK</sub> at 48 MHz, 4,000 cycles | _   | _     | 10  | ns   |
| I <sub>PLL</sub>              | СС | С | FMPLL consumption                               | T <sub>A</sub> = 25 °C  | —   | _     | 4   | mA   |

## Table 37. FMPLL electrical characteristics

 $^1~V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

<sup>2</sup> PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify  $f_{PLLIN}$  and  $\Delta_{PLLIN}$ .

<sup>3</sup> Frequency modulation is considered  $\pm 4\%$ .

## 4.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator (FIRC). This is used as the default clock at the power-up of the device.

| Symbol                  | Symbol | <u>د</u> | Paramotor   | Conditions <sup>1</sup>         |     | Value |     |      |
|-------------------------|--------|----------|---|---------------------------------|-----|-------|-----|------|
| Symbol                  |        | C        | Faiametei   | Conditions                      | Min | Тур   | Max | Unit |
| f <sub>FIRC</sub>       | СС     | Ρ        | Fast internal RC oscillator high  | T <sub>A</sub> = 25 °C, trimmed |     | 16    | _   | MHz  |
|                         | SR     |          | frequency   | —                               | 12  |       | 20  |      |
| I <sub>FIRCRUN</sub> 2, | СС     | Т        | Fast internal RC oscillator high<br>frequency current in running<br>mode    | T <sub>A</sub> = 25 °C, trimmed | _   | _     | 200 | μA   |
| I <sub>FIRCPWD</sub>    | СС     | D        | Fast internal RC oscillator high<br>frequency current in power<br>down mode | T <sub>A</sub> = 25 °C          |     | _     | 10  | μA   |

Table 38. Fast internal RC oscillator (16 MHz) electrical characteristics

| Symbol                |    | C | Parameter   | C C                           | anditions <sup>1</sup> |     | Value |     | Unit |
|-----------------------|----|---|---|-------------------------------|------------------------|-----|-------|-----|------|
| Symbol                |    | C | Falameter   |                               | hallons                | Min | Тур   | Max | onn  |
| I <sub>FIRCSTOP</sub> | СС | Т | Fast internal RC oscillator high  | T <sub>A</sub> = 25 °C        | sysclk = off           | —   | 500   | _   | μΑ   |
|                       |    |   | frequency and system clock<br>current in stop mode  |                               | sysclk = 2 MHz         | —   | 600   |     |      |
|                       |    |   | '   |                               | sysclk = 4 MHz         | —   | 700   | _   |      |
|                       |    |   |   |                               | sysclk = 8 MHz         |     | 900   |     |      |
|                       |    |   |   |                               | sysclk = 16 MHz        |     | 1250  |     |      |
| t <sub>FIRCSU</sub>   | СС | С | Fast internal RC oscillator start-up time   | V <sub>DD</sub> = 5.0 V ± 10% |                        | _   | 1.1   | 2.0 | μs   |
| ∆ <sub>FIRCPRE</sub>  | СС | С | Fast internal RC oscillator<br>precision after software<br>trimming of f <sub>FIRC</sub>  | T <sub>A</sub> = 25 °C        |                        | -1  | _     | 1   | %    |
| $\Delta_{FIRCTRIM}$   | СС | С | Fast internal RC oscillator<br>trimming step  | T <sub>A</sub> = 25 °C        |                        | _   | 1.6   |     | %    |
|                       | СС | С | Fast internal RC oscillator<br>variation in temperature and<br>supply with respect to $f_{FIRC}$ at<br>$T_A = 55$ °C in high-frequency<br>configuration |                               | _                      | -5  |       | 5   | %    |

 Table 38. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

 $^{1}$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified.

<sup>2</sup> This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

## 4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator (SIRC). This can be used as the reference clock for the RTC module.

Table 39. Slow internal RC oscillator (128 kHz) electrical characteristics

| Symbol                          |                          | C | Parameter  | Conditions <sup>1</sup>                                | Value |     | Unit |       |
|---------------------------------|--------------------------|---|--|--|-------|-----|------|-------|
| Cymbol                          |                          | Ŭ |  | Conditions   | Min   | Тур | Max  | ••••• |
| f <sub>SIRC</sub>               | f <sub>SIRC</sub> CC P S |   | Slow internal RC oscillator low  | T <sub>A</sub> = 25 °C, trimmed                        | _     | 128 | —    | kHz   |
|                                 | SR                       |   | frequency  | _  | 100   | _   | 150  |       |
| I <sub>SIRC</sub> <sup>2,</sup> | СС                       | С | Slow internal RC oscillator low<br>frequency current                               | T <sub>A</sub> = 25 °C, trimmed                        |       | —   | 5    | μA    |
| t <sub>SIRCSU</sub>             | СС                       | Ρ | Slow internal RC oscillator start-up time  | $T_A = 25 \text{ °C}, V_{DD} = 5.0 \text{ V} \pm 10\%$ |       | 8   | 12   | μs    |
| $\Delta_{SIRCPRE}$              | СС                       | С | Slow internal RC oscillator precision after software trimming of f <sub>SIRC</sub> | T <sub>A</sub> = 25 °C                                 | -2    | —   | 2    | %     |
|                                 | СС                       | С | Slow internal RC oscillator trimming step  | _  |       | 2.7 | —    |       |



Figure 13. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_F$ ,  $C_{P1}$  and  $C_{P2}$  are initially charged at the source voltage  $V_A$  (refer to the equivalent circuit in Figure 13): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).



Figure 14. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance  $C_{P1}$  and  $C_{P2}$  to the sampling capacitance  $C_S$  occurs ( $C_S$  is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which  $C_{P2}$  is reported in parallel to  $C_{P1}$  (call  $C_P = C_{P1} + C_{P2}$ ), the two capacitances  $C_P$  and  $C_S$  are in series, and the time constant is

$$\tau_1 = (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \frac{\mathbf{C}_P \bullet \mathbf{C}_S}{\mathbf{C}_P + \mathbf{C}_S}$$

Equation 5 can again be simplified considering only  $C_S$  as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time  $t_s$  is always much longer than the internal time constant:

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll t_s$$

The charge of  $C_{P1}$  and  $C_{P2}$  is redistributed also on  $C_S$ , determining a new value of the voltage  $V_{A1}$  on the capacitance according to Equation 7:

$$V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$$

2. A second charge transfer involves also  $C_F$  (that is typically bigger than the on-chip capacitance) through the resistance  $R_L$ : again considering the worst case in which  $C_{P2}$  and  $C_S$  were in parallel to  $C_{P1}$  (since the time constant in reality would be faster), the time constant is:

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time  $t_s$ , a constraints on  $R_L$  sizing is obtained:

$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < t_s$$

Of course,  $R_L$  shall be sized also according to the current limitation constraints, in combination with  $R_S$  (source impedance) and  $R_F$  (filter resistance). Being  $C_F$  definitively bigger than  $C_{P1}$ ,  $C_{P2}$  and  $C_S$ , then the final voltage  $V_{A2}$  (at the end of the charge transfer transient) will be much higher than  $V_{A1}$ . Equation 10 must be respected (charge balance assuming now  $C_S$  already charged at  $V_{A1}$ ):

Eqn. 10

Egn. 5

Eqn. 6

Eqn. 7

Eqn. 8

Eqn. 9

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the  $R_F C_F$  filter, is not able to provide the extra charge to compensate the voltage drop on  $C_S$  with respect to the ideal source  $V_A$ ; the time constant  $R_F C_F$  of the filter is very high with respect to the sampling time ( $t_s$ ). The filter is typically designed to act as anti-aliasing.

## 4.17.3 ADC electrical characteristics

| Symbol           |    | C | Parameter             |                         | Conditions                           |     |     | Value |    |  |  |
|------------------|----|---|-----------------------|-------------------------|--------------------------------------|-----|-----|-------|----|--|--|
|                  |    |   | i arameter            |                         | Conditions                           | Min | Max |       |    |  |  |
| I <sub>LKG</sub> | CC | С | Input leakage current | $T_A = -40 \ ^\circ C$  | No current injection on adjacent pin | _   | 1   |       | nA |  |  |
|                  |    | С |                       | T <sub>A</sub> = 25 °C  |                                      | _   | 1   | —     |    |  |  |
|                  |    | С |                       | T <sub>A</sub> = 105 °C |                                      |     | 8   | 200   |    |  |  |
|                  |    | Ρ |                       | T <sub>A</sub> = 125 °C |                                      | —   | 45  | 400   |    |  |  |

## Table 40. ADC input leakage current

## Table 41. ADC conversion characteristics

| Symbo               | Symbol | C | Paramotor  | Conditions <sup>1</sup>                       | Value                 |     |                           | Unit |
|---------------------|--------|---|--|---|-----------------------|-----|---------------------------|------|
| Symbo               | 1      | U | Farameter  | Conditions                                    | Min                   | Тур | Max                       | Onne |
| V <sub>SS_ADC</sub> | SR     |   | Voltage on<br>VSS_HV_ADC (ADC<br>reference) pin with<br>respect to ground<br>(V <sub>SS</sub> ) <sup>2</sup> | _   | -0.1                  | _   | 0.1                       | V    |
| V <sub>DD_ADC</sub> | SR     | _ | Voltage on<br>VDD_HV_ADC pin<br>(ADC reference) with<br>respect to ground<br>(V <sub>SS</sub> )              | _   | V <sub>DD</sub> – 0.1 | _   | V <sub>DD</sub> + 0.1     | V    |
| V <sub>AINx</sub>   | SR     | — | Analog input voltage <sup>3</sup>  | —   | $V_{SS\_ADC} - 0.1$   |     | V <sub>DD_ADC</sub> + 0.1 | V    |
| f <sub>ADC</sub>    | SR     |   | ADC analog frequency   | V <sub>DD</sub> = 5.0 V                       | 3.33                  | _   | 32 + 4%                   | MHz  |
|                     |        |   |  | V <sub>DD</sub> = 3.3 V                       | 3.33                  |     | 20 + 4%                   |      |
| $\Delta_{ADC_SYS}$  | SR     | — | ADC clock duty cycle<br>(ipg_clk)  | ADCLKSEL = 1 <sup>4</sup>                     | 45                    | _   | 55                        | %    |
| t <sub>ADC_PU</sub> | SR     | — | ADC power up delay   | _   | _                     | _   | 1.5                       | μs   |
| t <sub>s</sub>      | СС     | Т | Sampling time <sup>5</sup><br>V <sub>DD</sub> = 3.3 V  | f <sub>ADC</sub> = 20 MHz,<br>INPSAMP = 12    | 600                   | _   | —                         | ns   |
|                     |        |   |  | f <sub>ADC</sub> = 3.33 MHz,<br>INPSAMP = 255 | _                     | _   | 76.2                      | μs   |
|                     |        | Т | Sampling time <sup>(5)</sup><br>V <sub>DD</sub> = 5.0 V  | f <sub>ADC</sub> = 24 MHz,<br>INPSAMP = 13    | 500                   |     | —                         | ns   |
|                     |        |   |  | f <sub>ADC</sub> = 3.33 MHz,<br>INPSAMP = 255 | _                     | _   | 76.2                      | μs   |

| Symbo               | J  | С | Parameter              | meter Conditions <sup>1</sup> |             | Value |    |     |  |
|---------------------|----|---|------------------------|-------------------------------|-------------|-------|----|-----|--|
| Cymbe               | •  | Ū | i arailetei            | Conditions                    | Min Typ Max |       |    | 0   |  |
| TUEX <sup>(7)</sup> | СС | Т | Total unadjusted error | Without current injection     | -10         |       | 10 | LSB |  |
|                     |    | Т | Tor extended channel   | With current injection        | -12         |       | 12 |     |  |

Table 41. ADC conversion characteristics (continued)

 $^1~V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

- $^2\,$  Analog and digital V\_{SS} **must** be common (to be tied together externally).
- <sup>3</sup> V<sub>AINx</sub> may exceed V<sub>SS\_ADC</sub> and V<sub>DD\_ADC</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.
- <sup>4</sup> Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.
- <sup>5</sup> During the sampling time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_S$ . After the end of the sampling time  $t_S$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_S$  depend on programming.
- <sup>6</sup> This parameter does not include the sampling time t<sub>S</sub>, but only the time for determining the digital result and the time to load the result's register with the conversion result.
- <sup>7</sup> Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

## 4.18 On-chip peripherals

## 4.18.1 Current consumption

| Symbol                    |    | С | Parameter  | Conditions  | Typical value <sup>2</sup>                                   | Unit |
|---------------------------|----|---|--|---|--|------|
| I <sub>DD_BV</sub> (CAN)  | CC | Т | CAN (FlexCAN) supply current on V <sub>DD_BV</sub> | <ul> <li>500 Kbyte/s</li> <li>125 Kbyte/s</li> <li>125 Kbyte/s</li> <li>FlexCAN in loop-back mode</li> <li>XTAL at 8 MHz used as CAN engine clock source</li> <li>Message sending period is 580 μs</li> </ul> | 8 × f <sub>periph</sub> + 85<br>8 × f <sub>periph</sub> + 27 | μΑ   |
| I <sub>DD_BV(eMIOS)</sub> | СС | Т | eMIOS supply current on $V_{DD_BV}$                | Static consumption:<br>• eMIOS channel OFF<br>• Global prescaler enabled  | 29 × f <sub>periph</sub>                                     | μA   |
|                           |    |   |  | <ul><li>Dynamic consumption:</li><li>It does not change varying the frequency (0.003 mA)</li></ul>  | 3  | μA   |
| I <sub>DD_BV(SCI)</sub>   | CC | Т | SCI (LINFlex) supply current on V <sub>DD_BV</sub> | Total (static + dynamic) consumption:<br>• LIN mode<br>• Baudrate: 20 Kbyte/s   | 5 × f <sub>periph</sub> + 31                                 | μA   |

## Table 42. On-chip peripherals current consumption<sup>1</sup>

## 4.18.3 JTAG characteristics

|--|

| No  | Symbol            |    | с | Deremeter              |       | l lmit |     |      |
|-----|-------------------|----|---|------------------------|-------|--------|-----|------|
| NO. |                   |    |   | Farameter              | Min   | Тур    | Мах | Unit |
| 1   | t <sub>JCYC</sub> | CC | D | TCK cycle time         | 83.33 | —      | —   | ns   |
| 2   | t <sub>TDIS</sub> | CC | D | TDI setup time         | 15    | _      | —   | ns   |
| 3   | t <sub>TDIH</sub> | CC | D | TDI hold time          | 5     | —      | —   | ns   |
| 4   | t <sub>TMSS</sub> | CC | D | TMS setup time         | 15    | —      | —   | ns   |
| 5   | t <sub>TMSH</sub> | CC | D | TMS hold time          | 5     | —      | —   | ns   |
| 6   | t <sub>TDOV</sub> | CC | D | TCK low to TDO valid   | —     | _      | 49  | ns   |
| 7   | t <sub>TDOI</sub> | CC | D | TCK low to TDO invalid | 6     | —      | —   | ns   |



Figure 25. Timing diagram – JTAG boundary scan

# **5** Package characteristics

- 5.1 Package mechanical data
- 5.1.1 100 LQFP

Package characteristics

## 5.1.2 64 LQFP



Figure 29. 64 LQFP mechanical drawing (part 1 of 3)

MPC5602D Microcontroller Data Sheet, Rev. 6

| <ul> <li>4 14 Jul 2011 Formatting and editorial changes throughout<br/>Device comparison table: for the "Total timer I/O eMIOS", changed "13 ch" to "14 ch"<br/>Features: Replaced "e20020" with "e20020"; added an explanation of which LINFlex<br/>modules support master mode and slave<br/>MPC5601D/MPC5602D series block summary:</li> <li>added definition for "AUTOSAR" acronym<br/>changed "System watchdog timer" to "Software watchdog timer"64 LQFP pin<br/>configuration (top view): changed pin 6 from VPP_TEST to VSS_HV<br/>Added section "Pad configuration during reset phases"<br/>Added section "Pad toptes"<br/>Added section "Add configuration during reset phases"<br/>Added section "Pad types"<br/>Added section "System pins"<br/>Renamed and updated section "Functional ports" (was previously section "Pin muxing"):<br/>update includes replacing all instances of WKUP with WKPU (WKPU is the correct<br/>abbreviation for Wakeup Unit)<br/>Section "NVUSRO register": edited content to separate configuration into electrical<br/>parameters and digital functionality<br/>Added section "NVUSRO[WATCHDOG_EN] field description"<br/>Absolute maximum ratings: Removed "C' column from table<br/>Replaced "TBD" with "—" in T<sub>DDD</sub> min value cell of 3.3 V and 5 V recommended<br/>operating conditions tables<br/>LQFP thermal characteristics: removed R<sub>0.0.8</sub> single layer board conditions; updated<br/>footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be<br/>confirmed during device validation"; updated I<sub>LKG</sub> characteristics<br/>MEDIUM configuration output buffer electrical characteristics"</li> <li>Section "Low voltage regulator electrical characteristics"<br/>Section "Low voltage detector electrical characteristics"<br/>Section "Low voltage detectorie of wore onsumption" (was previously section "Lo</li></ul> | Revision | Date        | Description of Changes  |
|--|----------|-------------|---|
| <ul> <li>Features: Replaced "e20020" with "e20020h"; added an explanation of which LINFlex modules support master mode and slave</li> <li>MPC5601D/MPC5602D series block summary:         <ul> <li>added definition for "AUTOSAR" acronym</li> <li>changed "System watchdog timer" to "Software watchdog timer"64 LQFP pin configuration (top view): changed pin 6 from VPP_TEST to VSS_HV</li> <li>Added section "Pad configuration during reset phases"</li> <li>Added section "Pad types"</li> <li>Added section "Voltage supply pins"</li> <li>Renamed and updated section "Functional ports" (was previously section "Pin muxing"); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO(WATCHDOG_EN) field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics</li> <li>MEDIUM configuration and the tracteristics", admag dit ML VD (LVDHV3B); added even status flag names found in RGM character of evice reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector "Low voltage detector "Low voltage detector "Low voltage detector "Low voltage demain power consumption"</li> <li>VD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector";</li></ul></li></ul>  | 4        | 14 Jul 2011 | Formatting and editorial changes throughout<br>Device comparison table: for the "Total timer I/O eMIOS", changed "13 ch" to "14 ch"                                   |
| <ul> <li>modules support master mode and slave</li> <li>MPC5601D/MPC5602D series block summary: <ul> <li>added definition for "AUTOSAR" acronym</li> <li>changed "System watchdog timer" to "Software watchdog timer"64 LQFP pin configuration (top view): changed pin 6 from VPP_TEST to VSS_HV</li> <li>Added section "Voltage supply pins"</li> <li>Added section "Pad configuration during reset phases"</li> <li>Added section "Pad types"</li> <li>Added section "Pad types"</li> <li>Added section "Rystem pins"</li> <li>Renamed and updated section "Functional ports" (was previously section "Pin muxing"); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics"</li> <li>MEDIUM configuration output buffer electrical characteristics" changed itle (was "Voltage monitor electrical characteristics"; changed title (was "Voltage monitor electrical characteristics"; changed title (was "Voltage monitor electrical characteristics"; changed title (was "Voltage detector", deleted not referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated domain power consumption"</li> <li>Vo consumption: replaced instances of "Low voltage monitor "with "Low voltage detector", deleted not referencing power domain No. 2 (this domain is not present on the device); updated lectrical characteristics table</li> <li>Updated domain power consumption"<th></th><th></th><th>Features: Replaced "e200z0" with "e200z0h"; added an explanation of which LINFlex</th></li></ul></li></ul>  |          |             | Features: Replaced "e200z0" with "e200z0h"; added an explanation of which LINFlex   |
| <ul> <li>IMPC5601D/MPC5602D series block summary:         <ul> <li>added definition for "AUTOSAR" acronym</li> <li>changed "System watchdog timer" to "Software watchdog timer"64 LQFP pin configuration (top view): changed pin 6 from VPP_TEST to VSS_HV</li> <li>Added section "Pad configuration during reset phases"</li> <li>Added section "Pad types"</li> <li>Added section "Pad types"</li> <li>Added section "System pins"</li> <li>Added section "System pins"</li> <li>Added section "Autogate section "Functional ports" (was previously section "Pin muxing"); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed footnote "All values need to be confirmed during device validation"; updated l<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"; changed title (was "Voltage monitor electrical characteristics"; added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor with "Low voltage detector"; deleted once referencing power domain No. 2 (this domain is not present on the device); updated electrical c</li></ul></li></ul>   |          |             | modules support master mode and slave   |
| <ul> <li>added definition for "AUTOSAR" acronym</li> <li>changed "System watchdog timer" to "Software watchdog timer"64 LQFP pin configuration (top view): changed pin 6 from VPP_TEST to VSS_HV</li> <li>Added section "Pad configuration during reset phases"</li> <li>Added section "Pad types"</li> <li>Added section "System pins"</li> <li>Renamed and updated section "Functional ports" (was previously section "Pin muxing"); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>0.0B</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation", updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics" changed "I<sub>OH</sub> = 100 µA" to 'I<sub>OL</sub> = 100 µA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced lataracteristics table</li> <li>Updated denter derema power consumption" (was previously section "Low voltage dentories table)</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domino" woltage detector state instances table)</li> <li>Updated flash memor</li></ul>  |          |             | MPC5601D/MPC5602D series block summary:   |
| <ul> <li>configuration (top view): changed pin 6 from VPP_TEST to VSS_HV</li> <li>Added section "Pad configuration during reset phases"</li> <li>Added section "Voltage supply pins"</li> <li>Added section "Pad configuration during reset phases"</li> <li>Added section "System pins"</li> <li>Renamed and updated section "Functional ports" (was previously section "Pin muxing");</li> <li>update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>6JB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics"</li></ul>   |          |             | added definition for "AUTOSAR" acronym  |
| Added section "Pad configuration during reset phases"         Added section "Voltage supply pins"         Added section "System pins"         Renamed and updated section "Functional ports" (was previously section "Pin muxing");<br>update includes replacing all instances of WKUP with WKPU (WKPU is the correct<br>abbreviation for Wakeup Unit)         Section "NVUSRO register": edited content to separate configuration into electrical<br>parameters and digital functionality         Added section "NVUSRO[WATCHDOG_EN] field description"         Absolute maximum ratings: Removed "C" column from table         Replaced "TBD" with "" in T <sub>VDD</sub> min value cell of 3.3 V and 5 V recommended<br>operating conditions tables         LQFP thermal characteristics: removed footnote "All values need to be<br>confirmed during device validation"; updated I <sub>LKG</sub> characteristics         MEDIUM configuration output buffer electrical characteristics"         I/O input DC electrical characteristics: removed footnote "All values need to be<br>confirmed during device validation"; updated I <sub>LKG</sub> characteristics         I/O consumption: replaced instances of "Root medium square" with "Root mean square"<br>Updated section "Voltage regulator electrical characteristics"         Section "Low voltage detector electrical characteristics" changed title (was "Voltage<br>monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status<br>flag names found in RGM chapter of device reference manual to POR module and<br>LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage<br>detector"; deleted note referencing power domain No. 2 (this domain is not present<br>on the device); updated electrical characteri  |          |             | configuration (top view): changed pin 6 from VPP_TEST to VSS_HV   |
| <ul> <li>Added section "Voltage supply pins"</li> <li>Added section "Pad types"</li> <li>Added section "System pins"</li> <li>Renamed and updated section "Functional ports" (was previously section "Pin muxing");<br/>update includes replacing all instances of WKUP with WKPU (WKPU is the correct<br/>abbreviation for Wakeup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical<br/>parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended<br/>operating conditions tables</li> <li>LQFP thermal characteristics: removed footnote "All values need to be<br/>confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics:<br/>MEDIUM configuration output buffer electrical characteristics"</li> <li>MEDIUM configuration output buffer electrical characteristics"<br/>Section "Low voltage detector electrical characteristics" changed title (was "Voltage<br/>monitor electrical characteristics"; changed title (was "Voltage<br/>detector"; deleted note referencing power domain No. 2 (this domain is not present<br/>on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low<br/>voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values<br/>Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub></li></ul>                              |          |             | Added section "Pad configuration during reset phases"   |
| <ul> <li>Added section "Pad types"</li> <li>Added section "System pins"</li> <li>Renamed and updated section "Functional ports" (was previously section "Pin muxing"); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>0JB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics" changed tile (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> </ul>   |          |             | Added section "Voltage supply pins"   |
| <ul> <li>Added section "System pins"</li> <li>Renamed and updated section "Functional ports" (was previously section "Pin muxing"); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed footnote "All values need to be confirmed during device validation"; updated l<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics" hanged "I<sub>OH</sub> = 100 μA" to "I<sub>OL</sub> = 100 μA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square"</li> <li>Updated section "Voltage regulator electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>   |          |             | Added section "Pad types"   |
| <ul> <li>Refnance and updated section "Functional points (was previously section PinThuxing); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>0JB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 µA" to "I<sub>OL</sub> = 100 µA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage detector electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics" changed title (was "Voltage monitor electrical characteristics"; changed title (was "Voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>EMI</sub> values</li> </ul>   |          |             | Added section "System pins"   |
| <ul> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>0JB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 μA" to "I<sub>OL</sub> = 100 μA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics" Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); addeed event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>   |          |             | update includes replacing all instances of WKUP with WKPU (WKPU is the correct<br>abbreviation for Wakeup Unit)   |
| <ul> <li>parameters and digital functionality</li> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>0JB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 μA" to "I<sub>OL</sub> = 100 μA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics" changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); addeed event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>   |          |             | Section "NVUSRO register": edited content to separate configuration into electrical   |
| <ul> <li>Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>0JB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 µA" to "I<sub>OL</sub> = 100 µA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics" changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>  |          |             | parameters and digital functionality  |
| <ul> <li>Absolute maximum ratings: Removed "C" column from table</li> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>θJB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 µA" to "I<sub>OL</sub> = 100 µA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics": changed title (was "Voltage monitor electrical characteristics"; added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>  |          |             | Added section "NVUSRO[WATCHDOG_EN] field description"   |
| <ul> <li>Replaced "TBD" with "—" in T<sub>VDD</sub> min value cell of 3.3 V and 5 V recommended operating conditions tables</li> <li>LQFP thermal characteristics: removed R<sub>θJB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 µA" to "I<sub>OL</sub> = 100 µA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"; added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>EMI</sub> values</li> </ul>  |          |             | Absolute maximum ratings: Removed "C" column from table   |
| <ul> <li>LQFP thermal characteristics: removed R<sub>θJB</sub> single layer board conditions; updated footnote 4</li> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 µA" to "I<sub>OL</sub> = 100 µA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>   |          |             | Replaced "TBD" with "—" in T <sub>VDD</sub> min value cell of 3.3 V and 5 V recommended   |
| <ul> <li>I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 μA" to "I<sub>OL</sub> = 100 μA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>  |          |             | LQFP thermal characteristics: removed $R_{\theta JB}$ single layer board conditions; updated footnote 4   |
| <ul> <li>confirmed during device validation"; updated I<sub>LKG</sub> characteristics</li> <li>MEDIUM configuration output buffer electrical characteristics: changed "I<sub>OH</sub> = 100 μA" to "I<sub>OL</sub> = 100 μA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>   |          |             | I/O input DC electrical characteristics: removed footnote "All values need to be  |
| MEDIUM configuration output buffer electrical characteristics: changed " $I_{OH} = 100 \ \mu$ A"<br>to " $I_{OL} = 100 \ \mu$ A" in $V_{OL}$ conditions<br>I/O consumption: replaced instances of "Root medium square" with "Root mean square"<br>Updated section "Voltage regulator electrical characteristics"<br>Section "Low voltage detector electrical characteristics": changed title (was "Voltage<br>monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status<br>flag names found in RGM chapter of device reference manual to POR module and<br>LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage<br>detector"; deleted note referencing power domain No. 2 (this domain is not present<br>on the device); updated electrical characteristics table<br>Updated and renamed section "Power consumption" (was previously section "Low<br>voltage domain power consumption")<br>Program and erase specifications (code flash): updated symbols; updated t <sub>esus</sub> values<br>Updated Flash memory read access timing<br>EMI radiated emission measurement: updated S <sub>FMI</sub> values  |          |             | confirmed during device validation"; updated I <sub>LKG</sub> characteristics   |
| <ul> <li>to "I<sub>OL</sub> = 100 μA" in V<sub>OL</sub> conditions</li> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square" Updated section "Voltage regulator electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>  |          |             | MEDIUM configuration output buffer electrical characteristics: changed " $I_{OH} = 100 \ \mu$ A"  |
| <ul> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square Updated section "Voltage regulator electrical characteristics"</li> <li>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>  |          |             | to " $I_{OL}$ = 100 µA" in V <sub>OL</sub> conditions   |
| Section "Low voltage detector electrical characteristics": changed title (was "Voltage<br>monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status<br>flag names found in RGM chapter of device reference manual to POR module and<br>LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage<br>detector"; deleted note referencing power domain No. 2 (this domain is not present<br>on the device); updated electrical characteristics table<br>Updated and renamed section "Power consumption" (was previously section "Low<br>voltage domain power consumption")<br>Program and erase specifications (code flash): updated symbols; updated t <sub>esus</sub> values<br>Updated Flash memory read access timing<br>EMI radiated emission measurement: updated S <sub>FMI</sub> values  |          |             | I/O consumption: replaced instances of "Root medium square" with "Root mean square"   |
| <ul> <li>monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</li> <li>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</li> <li>Program and erase specifications (code flash): updated symbols; updated t<sub>esus</sub> values Updated Flash memory read access timing</li> <li>EMI radiated emission measurement: updated S<sub>FMI</sub> values</li> </ul>  |          |             | Section "Low voltage detector electrical characteristics": changed title (was "Voltage  |
| LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table<br>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")<br>Program and erase specifications (code flash): updated symbols; updated t <sub>esus</sub> values<br>Updated Flash memory read access timing<br>EMI radiated emission measurement: updated S <sub>FMI</sub> values  |          |             | monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status<br>flag names found in RGM chapter of device reference manual to POR module and |
| on the device); updated electrical characteristics table<br>Updated and renamed section "Power consumption" (was previously section "Low<br>voltage domain power consumption")<br>Program and erase specifications (code flash): updated symbols; updated t <sub>esus</sub> values<br>Updated Flash memory read access timing<br>EMI radiated emission measurement: updated S <sub>FMI</sub> values  |          |             | LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present    |
| Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")<br>Program and erase specifications (code flash): updated symbols; updated t <sub>esus</sub> values Updated Flash memory read access timing<br>EMI radiated emission measurement: updated S <sub>FMI</sub> values  |          |             | on the device); updated electrical characteristics table  |
| Program and erase specifications (code flash): updated symbols; updated t <sub>esus</sub> values<br>Updated Flash memory read access timing<br>EMI radiated emission measurement: updated S <sub>FMI</sub> values  |          |             | Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")   |
| Updated Flash memory read access timing<br>EMI radiated emission measurement: updated S <sub>FMI</sub> values  |          |             | Program and erase specifications (code flash): updated symbols; updated t <sub>esus</sub> values  |
| EMI radiated emission measurement: updated S <sub>FMI</sub> values   |          |             | Updated Flash memory read access timing   |
|  |          |             | EMI radiated emission measurement: updated S <sub>EMI</sub> values  |
| Updated FMPLL electrical characteristics   |          |             | Updated FMPLL electrical characteristics  |
| Crystal oscillator and resonator connection scheme: inserted foothote about possibly   |          |             | crystal oscillator and resonator connection scheme: inserted toothote about possibly  |
| Fast internal RC oscillator (16 MHz) electrical characteristics: undated terrace. values   |          |             | Fast internal RC oscillator (16 MHz) electrical characteristics: undated terrace. values  |
| Section "Input impedance and ADC accuracy": changed " $V_A/V_{A2}$ " to " $V_{A2}/V_A$ " in<br>Equation 13   |          |             | Section "Input impedance and ADC accuracy": changed " $V_A/V_{A2}$ " to " $V_{A2}/V_A$ " in Equation 13   |
| ADC conversion characteristics:  |          |             | ADC conversion characteristics:   |
| • updated conditions for sampling time $V_{DD} = 5.0 \text{ V}$  |          |             | • updated conditions for sampling time $V_{DD} = 5.0 \text{ V}$   |
| • updated conditions for conversion time $V_{DD} = 5.0 V$  |          |             | • updated conditions for conversion time $V_{DD} = 5.0 \text{ V}$   |
| Commercial product code structure: added character for frequency; updated optional   |          |             | Commercial product code structure: added character for frequency; updated optional  |
| fields character and description   |          |             | fields character and description  |
| Restored the revision history table and added an entry for Rev. 3.1<br>Updated Abbreviations   |          |             | Restored the revision history table and added an entry for Rev. 3.1<br>Updated Abbreviations  |

## Table 45. Revision history (continued)