E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	45
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 16
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5602df1vlh4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Introduction

1.1 Document overview

This document describes the device features and highlights the important electrical and physical characteristics.

1.2 Description

These 32-bit automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology and designed specifically for embedded applications.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (auxiliary processing unit), providing improved code density. It operates at speeds of up to 48 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with the user's implementations.

The device platform has a single level of memory hierarchy and can support a wide range of on-chip static random access memory (SRAM) and internal flash memory.

Facture		Dev	vice						
reature	MPC5601DxLH	MPC5601DxLL	MPC5602DxLH	MPC5602DxLL					
CPU	e200z0h								
Execution speed		Static – up	to 48 MHz						
Code flash memory	128	KB	25	6 KB					
Data flash memory		64 KB (4	× 16 KB)						
SRAM	12	KB	16	6 KB					
eDMA		16	ch						
ADC (12-bit)	16 ch	33 ch	16 ch	33 ch					
СТU	16 ch								
Total timer I/O ¹ eMIOS	14 ch, 16-bit	28 ch, 16-bit	14 ch, 16-bit	28 ch, 16-bit					
• Type X ²	2 ch	5 ch	2 ch	5 ch					
• Type Y ³	—	9 ch	—	9 ch					
• Type G ⁴	7 ch	7 ch	7 ch	7 ch					
• Type H ⁵	4 ch	7 ch	4 ch	7 ch					
SCI (LINFlex)			3						
SPI (DSPI)			2						
CAN (FlexCAN)			1						
GPIO ⁶	45	79	45	79					

Table 1. MPC5602D device comparison

MPC5602D Microcontroller Data Sheet, Rev. 6

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 12-bit analog-to-digital converter
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via " <i>n</i> " programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
Frequency-modulated phase-locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Internal multiplexer (IMUX) SIU subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller (JTAGC)	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Non-maskable interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU

Table 2. MPC5602D series block summary

Block	Function
Real-time counter (RTC)	Provides a free-running counter and interrupt generation capability that can be used for timekeeping applications
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.

Table 2. MPC5602D series block summary (continued)

3 Package pinouts and signal descriptions

3.1 Package pinouts

The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to Table 5.

Package pinouts and signal descriptions

							r tion	Pin n	umber
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESE ⁻ configura	64 LQFP	100 LQFP
PB[7]	PCR[23]	AF0 AF1 AF2 AF3 —	GPIO[23] — — ADC1_P[3]	SIUL — — ADC	 - - 	Ι	Tristate	37	55
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 — —	GPIO[24] — — ADC1_S[4] WKPU[25] ³	SIUL — — ADC WKPU		Ι	Tristate	30	39
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 —	GPIO[25] — — ADC1_S[5] WKPU[26] ³	SIUL — — ADC WKPU	 - 	-	Tristate	29	38
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 — —	GPIO[26] — — ADC1_S[6] WKPU[8] ³	SIUL — — ADC WKPU	I/O — — — I I	J	Tristate	31	40
PB[11]	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ADC1_S[12]	SIUL eMIOS_0 DSPI_0 ADC	I/O I/O I/O I	J	Tristate	38	59
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ADC1_X[0]	SIUL eMIOS_0 DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	39	61
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ADC1_X[1]	SIUL eMIOS_0 DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	40	63
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC1_X[2]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	41	65

 Table 5. Functional port pin descriptions (continued)

Package pinouts and signal descriptions

							r tion	Pin n	umber
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESE ⁻ configura	64 LQFP	100 LQFP
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 —	GPIO[39] — — LIN1RX WKPU[12] ³	SIUL — — LINFlex_1 WKPU	I/O — — — — —	S	Tristate	17	26
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX E0UC[3] —	SIUL LINFlex_2 eMIOS_0 —	I/O O I/O —	S	Tristate	63	99
PC[9]	PCR[41]	AF0 AF1 AF2 AF3 — —	GPIO[41] — E0UC[7] — LIN2RX WKPU[13] ³	SIUL — eMIOS_0 — LINFlex_2 WKPU	I/O — I/O — I	S	Tristate	2	2
PC[10]	PCR[42]	AF0 AF1 AF2 AF3	GPIO[42] MA[1]	SIUL — — ADC	I/O — — O	М	Tristate	13	22
PC[11]	PCR[43]	AF0 AF1 AF2 AF3 —	GPIO[43] — — MA[2] WKPU[5] ³	SIUL — ADC WKPU	I/O — — — 0 I	S	Tristate	_	21
PC[12]	PCR[44]	AF0 AF1 AF2 AF3 —	GPIO[44] E0UC[12] — EIRQ[19]	SIUL eMIOS_0 — SIUL	I/O I/O — I	Μ	Tristate	_	97
PC[13]	PCR[45]	AF0 AF1 AF2 AF3	GPIO[45] E0UC[13] —	SIUL eMIOS_0 —	I/O I/O —	S	Tristate	_	98
PC[14]	PCR[46]	AF0 AF1 AF2 AF3 —	GPIO[46] E0UC[14] EIRQ[8]	SIUL eMIOS_0 — SIUL	I/O I/O — I	S	Tristate	_	3
PC[15]	PCR[47]	AF0 AF1 AF2 AF3 —	GPIO[47] E0UC[15] — EIRQ[20]	SIUL eMIOS_0 — SIUL	I/O I/O — I	Μ	Tristate	_	4

 Table 5. Functional port pin descriptions (continued)

⁶ Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO.
 PC[0:1] are available as JTAG pins (TDI and TDO respectively).
 PH[9:10] are available as JTAG pins (TCK and TMS respectively).
 If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1 2001.

4 Electrical characteristics

4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This can be done by the internal pull-up or pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 6 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 6. Parameter classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4.3 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

NOTE

SRAM data retention is guaranteed with $V_{DD \ LV}$ not below 1.08 V.

4.6 Thermal characteristics

4.6.1 Package thermal characteristics

Table 13. LQF	P thermal	characteristics ¹
---------------	-----------	------------------------------

Sym	Symbol C Parameter		Parameter	Conditions ²		Value	Unit
R_{\thetaJA}	СС	D	Thermal resistance, junction-to-ambient natural	Single-layer board —1s	LQFP64	72.1	°C/W
			convection		LQFP100	65.2	
				Four-layer board — 2s2p	LQFP64	57.3	
					LQFP100	51.8	
R_{\thetaJB}	СС	D	Thermal resistance, junction-to-board ⁴	Four-layer board — 2s2p	LQFP64	44.1	°C/W
					LQFP100	41.3	
R_{\thetaJC}	СС	D	Thermal resistance, junction-to-case ⁵	Single-layer board — 1s	LQFP64	26.5	°C/W
					LQFP100	23.9	
				Four-layer board — 2s2p	LQFP64	26.2	
					LQFP100	23.7	
Ψ_{JB}	СС	D	Junction-to-board thermal characterization	Single-layer board — 1s	LQFP64	41	°C/W
			parameter, natural convection		LQFP100	41.6	
				Four-layer board — 2s2p	LQFP64	43	
					LQFP100	43.4	
Ψ_{JC}	СС	D	Junction-to-case thermal characterization	Single-layer board — 1s	LQFP64	11.5	°C/W
			parameter, natural convection		LQFP100	10.4	
				Four-layer board — 2s2p	LQFP64	11.1	
					LQFP100	10.2	

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization.

 2 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C

³ Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-7. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R_{thJA}.

⁴ Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as R_{thJB}.

⁵ Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as R_{thJC}.

4.6.2 Power considerations

The average chip-junction temperature, T_J, in degrees Celsius, may be calculated using Equation 1:

Symbol		<u>ر</u>	Parameter		Conditions ¹	V		Unit	
J	1001	C	Farameter		Conditions	Min	Тур	Max	onn
V _{OH}	СС	С	Output high level MEDIUM configuration	Push Pull	I _{OH} = -3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}			V
		Ρ			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V _{DD}	_	_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^2$	0.8V _{DD}	_	—	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V _{DD} – 0.8		_	
		С			I _{OH} = −100 μA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	-	—	
V _{OL}	СС	С	Output low level MEDIUM configuration	Push Pull	I _{OL} = 3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	_	0.2V _{DD}	V
		Ρ			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_		0.1V _{DD}	
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	_		0.1V _{DD}	
		С	1		I_{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_		0.5	
		С			I _{OL} = 100 μA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—		0.1V _{DD}	

Table 17. MEDIUM configuration output buffer electrical characteristics

RESET are configured in input or in high impedance state.

Symbol		C	Parameter	Condi	tions ¹	Value			Unit								
Symbol		C	Farameter	Condi	Min	Тур	Max	onne									
I _{SWTSLW} ,2	СС	D	Dynamic I/O current for SLOW	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	—		20	mA								
			configuration		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	16									
I _{SWTMED} ⁽²⁾	СС	D	Dynamic I/O current for MEDIUM	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	—	—	29	mA								
			configuration		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	17									
I _{RMSSLW}	СС	D	Root mean square	C _L = 25 pF, 2 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_		2.3	mA								
		I/O curi configu	Configuration	C _L = 25 pF, 4 MHz		_		3.2									
			ooga allon	C _L = 100 pF, 2 MHz				6.6									
				C _L = 25 pF, 2 MHz	$V_{DD} = 3.3 V \pm 10\%,$	_		1.6									
				C _L = 25 pF, 4 MHz	PAD3V5V = 1			2.3									
				C _L = 100 pF, 2 MHz	-			4.7									
I _{RMSMED}	СС	D	Root mean square	C _L = 25 pF, 13 MHz	$V_{DD} = 5.0 V \pm 10\%$,			6.6	mA								
			MEDIUM	C _L = 25 pF, 40 MHz	PAD3V5V=0	_	_	13.4									
			configuration	C _L = 100 pF, 13 MHz		_	_	18.3	1								
				C _L = 25 pF, 13 MHz	$V_{DD} = 3.3 V \pm 10\%$,	_	_	5									
				C _L = 25 pF, 40 MHz	PAD3V5V = 1	_	_	8.5									
												C _L = 100 pF, 13 MHz		_	_	11	
IAVGSEG	SR	D	Sum of all the static	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ P}_{C}$	AD3V5V = 0	_		70	mA								
	I/O current within a supply segment $V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1		AD3V5V = 1	—	—	65											

Table 20. I/O consumption

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

² Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 21 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

٠

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)
- Prequalification trials Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

4.12.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 standard, which specifies the general conditions for EMI measurements.

Symbol		C	C	Parameter	Conditions			Value			
Synno						Min	Тур	Max	onn		
	SR		Scan range				_	1000	MHz		
f _{CPU}	SR		Operating frequency	—			48	—	MHz		
V _{DD_LV}	SR		LV operating voltages	_		—	1.28	—	V		
S _{EMI}	СС	Т	Peak level	V _{DD} = 5 V, T _A = 25 °C, 100 LQFP package	No PLL frequency modulation	_	_	18	dBµ V		
				$f_{OSC} = 8 \text{ MHz/}f_{CPU} = 48 \text{ MHz}$	± 2% PLL frequency modulation	_	_	14	dBµ V		

Table 32. EMI radiated emission measurement^{1 2}

¹ EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

² For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

4.12.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

4.12.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

Symbol		С	Ratings	Conditions	Class	Max value	Unit
V _{ESD(HBM)}	CC	Т	Electrostatic discharge voltage (Human Body Model)	$T_A = 25 \text{ °C}$ conforming to AEC-Q100-002	H1C	2000	V
V _{ESD(MM)}	CC	Т	Electrostatic discharge voltage (Machine Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-003	M2	200	V
V _{ESD(CDM)}	СС	Т	Electrostatic discharge voltage	$T_A = 25 ^{\circ}C$	C3A	500	V
			(Charged Device Model)	conforming to AEC-Q100-011		750 (corners)	V

 Table 33. ESD absolute maximum ratings^{1 2}

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

4.12.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 34. Latch-up results

Symbol		С	Parameter	Conditions	Class
LU	CC	Т	Static latch-up class	$T_A = 125 \ ^{\circ}C$ conforming to JESD 78	II level A

Symbol		C	Parameter	Conditions ¹		Unit			
Symbol		C	Farameter Conditions		Min	Тур	Max		
f _{FXOSC}	SR	_	Fast external crystal oscillator frequency	_	4.0		16.0	MHz	
9 _{mFXOSC}	СС	С	Fast external crystal oscillator transconductance	$V_{DD} = 3.3 V \pm 10\%,$ PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2	_	8.2	mA/V	
СС		Ρ		$V_{DD} = 5.0 V \pm 10\%$, PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0		7.4		
	CC C			V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7		9.7		
	СС	С		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5	_	9.2		
V _{FXOSC}	СС	T Oscillation amplitude at f _{OS} EXTAL		f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	1.3	_	—	V	
				f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	1.3	_	—		
V _{FXOSCOP}	СС	Ρ	Oscillation operating point	—		0.95		V	
I _{FXOSC} ²	СС	Т	Fast external crystal oscillator consumption	_	—	2	3	mA	
t _{FXOSCSU}	СС	Т	Fast external crystal oscillator start-up time	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	—	_	6	ms	
				f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	—	_	1.8		
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V _{DD}		V _{DD} +0.4	V	
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.4	—	0.35V _{DD}	V	

Table 36. Fast external crystal oscillator	r (4 to 16 MHz) electrical characteristics
--	--

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals)

Symbol		C	Parameter	Conditions ¹		Value			Unit							
				Conditions		Min	Тур	Max	Unit							
I _{FIRCSTOP}	_{DP} CC		CC	CC	CC	CC	CC	СС	Т	Fast internal RC oscillator high	T _A = 25 °C	sysclk = off		500	_	μΑ
			frequency and system clock current in stop mode		sysclk = 2 MHz		600		-							
					sysclk = 4 MHz		700	_								
					sysclk = 8 MHz		900									
					sysclk = 16 MHz		1250									
t _{FIRCSU}	СС	С	Fast internal RC oscillator start-up time	V _{DD} = 5.0 V	± 10%	—	1.1	2.0	μs							
∆ _{FIRCPRE}	СС	С	Fast internal RC oscillator precision after software trimming of f _{FIRC}	tor $T_A = 25 \text{ °C}$		-1	_	1	%							
$\Delta_{FIRCTRIM}$	СС	С	Fast internal RC oscillator trimming step	T _A = 25 °C		—	1.6		%							
	СС	С	Fast internal RC oscillator variation in temperature and supply with respect to f_{FIRC} at $T_A = 55$ °C in high-frequency configuration	_		-5		5	%							

 Table 38. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

² This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator (SIRC). This can be used as the reference clock for the RTC module.

Table 39. Slow internal RC oscillator (128 kHz) electrical characteristics

Symbol		C	C Parameter	Conditions ¹	Value			Unit
		Ŭ		Conditions	Min	Тур	Max	onne
f _{SIRC}	СС	Ρ	Slow internal RC oscillator low	T _A = 25 °C, trimmed	_	128	—	kHz
	SR		frequency	_	100	_	150	
I _{SIRC} ^{2,}	СС	С	Slow internal RC oscillator low frequency current	T _A = 25 °C, trimmed		—	5	μA
t _{SIRCSU}	СС	Ρ	Slow internal RC oscillator start-up time	$T_A = 25 \text{ °C}, V_{DD} = 5.0 \text{ V} \pm 10\%$		8	12	μs
$\Delta_{SIRCPRE}$	СС	С	Slow internal RC oscillator precision after software trimming of f _{SIRC}	T _A = 25 °C	-2	—	2	%
	СС	С	Slow internal RC oscillator trimming step	_		2.7	—	

4.17 ADC electrical characteristics

4.17.1 Introduction

The device provides a 12-bit Successive Approximation Register (SAR) analog-to-digital converter.



Figure 11. ADC characteristics and error definitions

4.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being C_S and C_{p2} substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S+C_{p2} equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c \times (C_S+C_{p2}))$), where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S+C_{p2}) and the sum of $R_S + R_F$, the external circuit must be designed to respect the Equation 4:

Eqn. 4

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on a resistive path.



Figure 12. Input equivalent circuit (precise channels)

In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

$$\tau_1 = (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \frac{\mathbf{C}_P \bullet \mathbf{C}_S}{\mathbf{C}_P + \mathbf{C}_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time t_s is always much longer than the internal time constant:

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll t_s$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to Equation 7:

$$V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$$

2. A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L : again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time t_s , a constraints on R_L sizing is obtained:

$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < t_s$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 10 must be respected (charge balance assuming now C_S already charged at V_{A1}):

Eqn. 10

Egn. 5

Eqn. 6

Eqn. 7

Eqn. 8

Eqn. 9

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_F C_F$ filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (t_s). The filter is typically designed to act as anti-aliasing.



Figure 15. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (t_c). Again the conversion period t_c is longer than the sampling time t_s , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time t_s , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on C_S :

Eqn. 11

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Eqn. 12

$$C_F > 2048 \bullet C_S$$

Package characteristics



Figure 27. 100 LQFP package mechanical drawing (Part 2 of 3)

MPC5602D Microcontroller Data Sheet, Rev. 6

Document revision history

7 Document revision history

Table 45 summarizes revisions to this document.

Table 45. Revision history

Revision	Date	Description of Changes
1	30 Sep 2009	Initial release
2	18 Feb 2010	Updated the following tables: - Absolute maximum ratings - Low voltage power domain electrical characteristics; - On-chip peripherals current consumption - DSPI characteristics; - JTAG characteristics; - ADC conversion characteristics; Inserted a note on "Flash power supply DC characteristics" section.
3	10 Aug 2010	 "Features" section: Updated information concerning eMIOS, ADC, LINFlex, Nexus and low power capabilities "MPC5602D device comparison" table: updated the "Execution speed" row "MPC5602D series block diagram" figure: updated max number of Crossbar Switches updated Legend "MPC5602D series block summary" table: added contents concernig the eDMA block "100 LQFP pin configuration (top view)" figure: removed alternate functions updated supply pins "64 LQFP pin configuration (top view)" figure: removed alternate functions Added "Pin muxing" section "NVUSRO register" section: Deleted "NVUSRO[WATCHDOG_EN] field description" section "Recommended operating conditions (3.3 V)" table: TV_{DD}: deleted min value In footnote No. 3, changed capacitance value between V_{DD_BV} and V_{SS_LV} "Recommended operating conditions (5.0 V)" table: deleted TV_{DD} min value "LQFP thermal characteristics" table: changed R_{bUC} values "I/O input DC electrical characteristics" table: W_{FI}: updated max value W_{NFI}: updated max value "Voltage regulator electrical characteristics" "Low voltage power domain electrical characteristics" "Low voltage power domain electrical characteristics" "Low voltage power domain electrical characteristics" "Fast external crystal oscillator (16 MHz) electrical characteristics" "Fast internal RC oscillator (16 MHz) electrical characteristics" "ADC conversion characteristics" "ADC conversion characteristics" "On-chip peripherals current consumption" "DSPI characteristics" section: removed "DSPI PCS strobe (PCSS) timing" figure
3 (continued)	10 Aug 2010	"Ordering information" section: removed "Orderable part number summary" table

MPC5602D Microcontroller Data Sheet, Rev. 6