



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 16
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 33x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5602df1vll4




Figure 1. MPC5602D series block diagram

Table 2 summarizes the functions of all blocks present in the MPC5602D series of microcontrollers. Please note that the presence and number of blocks varies by device and package.

Table 2. MPC5602D series block summary (continued)

Block	Function
Real-time counter (RTC)	Provides a free-running counter and interrupt generation capability that can be used for timekeeping applications
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up to 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.

3 Package pinouts and signal descriptions

3.1 Package pinouts

The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to [Table 5](#).

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	Pin number	
								64 LQFP	100 LQFP
PB[7]	PCR[23]	AF0 AF1 AF2 AF3 —	GPIO[23] — — — ADC1_P[3]	SIUL — — — ADC	I — — — I	I	Tristate	37	55
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 — —	GPIO[24] — — — ADC1_S[4] WKPU[25] ³	SIUL — — — ADC WKPU	I — — — I I	I	Tristate	30	39
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 — —	GPIO[25] — — — ADC1_S[5] WKPU[26] ³	SIUL — — — ADC WKPU	I — — — I I	I	Tristate	29	38
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 — —	GPIO[26] — — — ADC1_S[6] WKPU[8] ³	SIUL — — — ADC WKPU	I/O — — — I I	J	Tristate	31	40
PB[11]	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ADC1_S[12]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — I/O I	J	Tristate	38	59
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ADC1_X[0]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O I	J	Tristate	39	61
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ADC1_X[1]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O I	J	Tristate	40	63
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC1_X[2]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O I	J	Tristate	41	65

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	Pin number	
								64 LQFP	100 LQFP
PE[9]	PCR[73]	AF0 AF1 AF2 AF3 —	GPIO[73] — E0UC[23] — WKPU[7] ³	SIUL — eMIOS_0 — WKPU	I/O — I/O — I	S	Tristate	—	10
PE[10]	PCR[74]	AF0 AF1 AF2 AF3 —	GPIO[74] — CS3_1 — EIRQ[10]	SIUL — DSPI_1 — SIUL	I/O — O — I	S	Tristate	—	11
PE[11]	PCR[75]	AF0 AF1 AF2 AF3 —	GPIO[75] E0UC[24] CS4_1 — WKPU[14] ³	SIUL eMIOS_0 DSPI_1 — WKPU	I/O I/O O — I	S	Tristate	—	13
PE[12]	PCR[76]	AF0 AF1 AF2 AF3 — —	GPIO[76] — — — — ADC1_S[7] EIRQ[11]	SIUL — — — — ADC SIUL	I/O — — — — I I	S	Tristate	—	76
Port H									
PH[9] ⁶	PCR[121]	AF0 AF1 AF2 AF3	GPIO[121] — TCK —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	60	88
PH[10] ⁶	PCR[122]	AF0 AF1 AF2 AF3	GPIO[122] — TMS —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	53	81

¹ Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

² Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

³ All WKPU pins also support external interrupt capability. See "wakeup unit" chapter of the device reference manual for further details.

⁴ NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.

⁵ "Not applicable" because these functions are available only while the device is booting. Refer to "BAM" chapter of the device reference manual for details.




Figure 4. Input DC electrical characteristics definition

Table 14. I/O input DC electrical characteristics

Symbol	C		Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
V _{IH}	SR	P	Input high level CMOS (Schmitt Trigger)	—		0.65V _{DD}	—	V _{DD} +0.4	V
V _{IL}	SR	P	Input low level CMOS (Schmitt Trigger)	—		−0.4	—	0.35V _{DD}	V
V _{HYS}	CC	C	Input hysteresis CMOS (Schmitt Trigger)	—		0.1V _{DD}	—	—	V
I _{LKG}	CC	D	Digital input leakage	No injection on adjacent pin	T _A = −40 °C	—	2	200	nA
		T _A = 25 °C			—	2	200		
		T _A = 85 °C			—	5	300		
		T _A = 105 °C			—	12	500		
		T _A = 125 °C			—	70	1000		
W _{FI} ²	SR	P	Digital input filtered pulse	—		—	—	40	ns
W _{NFI} ⁽²⁾	SR	P	Digital input not filtered pulse	—		1000	—	—	ns

¹ $V_{DD} = 3.3\text{ V} \pm 10\% / 5.0\text{ V} \pm 10\%$, $T_A = -40$ to 125 °C , unless otherwise specified

² In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

4.7.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- Table 15 provides weak pull figures. Both pull-up and pull-down resistances are supported.

- Table 16 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 17 provides output driver characteristics for I/O pads when in MEDIUM configuration.

Table 15. I/O pull-up/pull-down DC electrical characteristics

Symbol		C	Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
I _{WPU}	CC	P	Weak pull-up current absolute value	V _{IN} = V _{IL} , V _{DD} = 5.0 V ± 10%	PAD3V5V = 0	10	—	150	μA
		PAD3V5V = 1 ²			10	—	250		
		P		V _{IN} = V _{IL} , V _{DD} = 3.3 V ± 10%	PAD3V5V = 1	10	—	150	
I _{WPD}	CC	P	Weak pull-down current absolute value	V _{IN} = V _{IH} , V _{DD} = 5.0 V ± 10%	PAD3V5V = 0	10	—	150	μA
		PAD3V5V = 1 ⁽²⁾			10	—	250		
		P		V _{IN} = V _{IH} , V _{DD} = 3.3 V ± 10%	PAD3V5V = 1	10	—	150	

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Table 16. SLOW configuration output buffer electrical characteristics

Symbol		C	Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
V _{OH}	CC	P	Output high level SLOW configuration	Push Pull	I _{OH} = −2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	—	—	V
		C			I _{OH} = −2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}	—	—	
		C			I _{OH} = −1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} − 0.8	—	—	
V _{OL}	CC	P	Output low level SLOW configuration	Push Pull	I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}	V
		C			I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	—	—	0.1V _{DD}	
		C			I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5	

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Table 20. I/O consumption

Symbol	C		Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
$I_{\text{SWTSLW}}^{(2)}$	CC	D	Dynamic I/O current for SLOW configuration	$C_L = 25 \text{ pF}$	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	20	mA
					$V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	16	
$I_{\text{SWTMED}}^{(2)}$	CC	D	Dynamic I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}$	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	29	mA
					$V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	17	
I_{RMSSLW}	CC	D	Root mean square I/O current for SLOW configuration	$C_L = 25 \text{ pF}, 2 \text{ MHz}$	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	2.3	mA
				$C_L = 25 \text{ pF}, 4 \text{ MHz}$		—	—	3.2	
				$C_L = 100 \text{ pF}, 2 \text{ MHz}$		—	—	6.6	
				$C_L = 25 \text{ pF}, 2 \text{ MHz}$	$V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	1.6	
				$C_L = 25 \text{ pF}, 4 \text{ MHz}$		—	—	2.3	
				$C_L = 100 \text{ pF}, 2 \text{ MHz}$		—	—	4.7	
I_{RMSMED}	CC	D	Root mean square I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}, 13 \text{ MHz}$	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	6.6	mA
				$C_L = 25 \text{ pF}, 40 \text{ MHz}$		—	—	13.4	
				$C_L = 100 \text{ pF}, 13 \text{ MHz}$		—	—	18.3	
				$C_L = 25 \text{ pF}, 13 \text{ MHz}$	$V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	5	
				$C_L = 25 \text{ pF}, 40 \text{ MHz}$		—	—	8.5	
				$C_L = 100 \text{ pF}, 13 \text{ MHz}$		—	—	11	
I_{AVGSEG}	SR	D	Sum of all the static I/O current within a supply segment	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$		—	—	70	mA
				$V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$		—	—	65	

¹ $V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$ / $5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified

² Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 21 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

Table 21. I/O weight¹ (continued)

Pad	100 LQFP/64 LQFP			
	Weight 5 V		Weight 3.3 V	
	SRC ² = 0	SRC = 1	SRC = 0	SRC = 1
PC[0]	6%	9%	7%	8%
PE[2]	7%	10%	8%	9%
PE[3]	7%	10%	9%	9%
PC[5]	8%	11%	9%	10%
PC[4]	8%	11%	9%	10%
PE[4]	8%	12%	10%	10%
PE[5]	8%	12%	10%	11%
PE[6]	9%	12%	10%	11%
PE[7]	9%	12%	10%	11%
PC[12]	9%	13%	11%	11%
PC[13]	9%	9%	11%	11%
PC[8]	9%	9%	11%	11%
PB[2]	9%	13%	11%	12%

¹ $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified

² SRC: "Slew Rate Control" bit in SIU_PCR

4.8 RESET electrical characteristics

The device implements a dedicated bidirectional $\overline{\text{RESET}}$ pin.




Figure 5. Start-up reset requirements

Table 30. Flash power supply DC electrical characteristics

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
I _{FLPW}	CC	D	Sum of the current consumption on V _{DDHV} and V _{DDBV} during flash low-power mode	—	—	910	μA
I _{CFPWD}	CC	D	Sum of the current consumption on V _{DDHV} and V _{DDBV} during flash power-down mode	—	—	125	μA
I _{DFPWD}	CC	D		—	—	25	μA

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

4.11.3 Start-up/Switch-off timings

Table 31. Start-up time/Switch-off time

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
t _{FLARSTEXIT}	CC	T	Delay for flash module to exit reset mode	—	—	125	μs
			Data flash	—	—	150	μs
t _{FLALPEXIT}	CC	T	Delay for flash module to exit low-power mode ²	—	—	0.5	μs
t _{FLAPDEXIT}	CC	T	Delay for flash module to exit power-down mode	—	—	30	μs
			Data flash	—	—	30 ³	μs
t _{FLALPENTRY}	CC	T	Delay for flash module to enter low-power mode	—	—	0.5	μs
t _{FLAPDENTRY}	CC	T	Delay for flash module to enter power-down mode	—	—	1.5	μs
			Data flash	—	—	4 ⁽³⁾	μs

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² Data flash does not support low-power mode

³ If code flash is already switched-on.

4.12 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.12.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations – The software flowchart must include the management of runaway conditions such as:

Table 36. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

Symbol		C	Parameter	Conditions ¹	Value			Unit
					Min	Typ	Max	
f _{FXOSC}	SR	—	Fast external crystal oscillator frequency	—	4.0	—	16.0	MHz
g _{mFXOSC}	CC	C	Fast external crystal oscillator transconductance	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2	—	8.2	mA/V
	CC	P		V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0	—	7.4	
	CC	C		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7	—	9.7	
	CC	C		V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5	—	9.2	
V _{FXOSC}	CC	T	Oscillation amplitude at EXTAL	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	1.3	—	—	V
				f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	1.3	—	—	
V _{FXOSCO P}	CC	P	Oscillation operating point	—	—	0.95		V
I _{FXOSC} ²	CC	T	Fast external crystal oscillator consumption	—	—	2	3	mA
t _{FXOSCSU}	CC	T	Fast external crystal oscillator start-up time	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	—	—	6	ms
				f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	—	—	1.8	
V _{IH}	SR	P	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V _{DD}	—	V _{DD} +0.4	V
V _{IL}	SR	P	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	−0.4	—	0.35V _{DD}	V

¹ $V_{\text{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_{\text{A}} = -40$ to $125 \text{ }^{\circ}\text{C}$, unless otherwise specified

² Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals)




Figure 16. DSPI classic SPI timing – master, CPHA = 0

4.18.3 JTAG characteristics

Table 44. JTAG characteristics

No.	Symbol	C	D	Parameter	Value			Unit
					Min	Typ	Max	
1	t_{JCYC}	CC	D	TCK cycle time	83.33	—	—	ns
2	t_{TDIS}	CC	D	TDI setup time	15	—	—	ns
3	t_{TDIH}	CC	D	TDI hold time	5	—	—	ns
4	t_{TMSS}	CC	D	TMS setup time	15	—	—	ns
5	t_{TMSH}	CC	D	TMS hold time	5	—	—	ns
6	t_{TDOV}	CC	D	TCK low to TDO valid	—	—	49	ns
7	t_{TDOI}	CC	D	TCK low to TDO invalid	6	—	—	ns




Figure 25. Timing diagram – JTAG boundary scan

5 Package characteristics

5.1 Package mechanical data

5.1.1 100 LQFP




Figure 27. 100 LQFP package mechanical drawing (Part 2 of 3)

5.1.2 64 LQFP




Figure 29. 64 LQFP mechanical drawing (part 1 of 3)




Figure 30. 64 LQFP mechanical drawing (part 2 of 3)


<div></div> <div>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</div>	MECHANICAL OUTLINES DICTIONARY		DOCUMENT NO: 98ASS23234W	
	DO NOT SCALE THIS DRAWING		PAGE:	840F
			REV:	E
<p>NOTES:</p> <p>1. DIMENSIONS ARE IN MILLIMETERS.</p> <p>2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.</p> <p>3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.</p> <p>4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.</p> <p>5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.</p> <p>6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.</p> <p>7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.</p> <p>8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.</p>				
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE			CASE NUMBER: 840F-02	
			STANDARD: JEDEC MS-026 BCD	
			PACKAGE CODE: 8426	SHEET: 3

Figure 31. 64 LQFP mechanical drawing (part 3 of 3)

6 Ordering information




Figure 32. Commercial product code structure

7 Document revision history

Table 45 summarizes revisions to this document.

Table 45. Revision history

Revision	Date	Description of Changes
1	30 Sep 2009	Initial release
2	18 Feb 2010	Updated the following tables: <ul style="list-style-type: none"> - Absolute maximum ratings - Low voltage power domain electrical characteristics; - On-chip peripherals current consumption - DSPI characteristics; - JTAG characteristics; - ADC conversion characteristics; Inserted a note on "Flash power supply DC characteristics" section.
3	10 Aug 2010	<p>"Features" section: Updated information concerning eMIOS, ADC, LINFlex, Nexus and low power capabilities</p> <p>"MPC5602D device comparison" table: updated the "Execution speed" row</p> <p>"MPC5602D series block diagram" figure:</p> <ul style="list-style-type: none"> • updated max number of Crossbar Switches • updated Legend <p>"MPC5602D series block summary" table: added contents concernig the eDMA block</p> <p>"100 LQFP pin configuration (top view)" figure:</p> <ul style="list-style-type: none"> • removed alternate functions • updated supply pins <p>"64 LQFP pin configuration (top view)" figure: removed alternate functions</p> <p>Added "Pin muxing" section</p> <p>"NVUSRO register" section: Deleted "NVUSRO[WATCHDOG_EN] field description" section</p> <p>"Recommended operating conditions (3.3 V)" table:</p> <ul style="list-style-type: none"> • TV_{DD}: deleted min value • In footnote No. 3, changed capacitance value between V_{DD_BV} and V_{SS_LV} <p>"Recommended operating conditions (5.0 V)" table: deleted TV_{DD} min value</p> <p>"LQFP thermal characteristics" table: changed $R_{\theta JC}$ values</p> <p>"I/O input DC electrical characteristics" table:</p> <ul style="list-style-type: none"> • W_{FI}: updated max value • W_{NFI}: updated min value <p>"I/O consumption" table: removed I_{DYNSEG} row</p> <p>Added "I/O weight" table</p> <p>"Program and erase specifications (Code Flash)" table: deleted T_{Bank_C} row</p> <p>Updated the following tables:</p> <ul style="list-style-type: none"> • "Voltage regulator electrical characteristics" • "Low voltage monitor electrical characteristics" • "Low voltage power domain electrical characteristics" • "Start-up time/Switch-off time" • "Fast external crystal oscillator (4 to 16 MHz) electrical characteristics" • "FMPLL electrical characteristics" • "Fast internal RC oscillator (16 MHz) electrical characteristics" • "ADC conversion characteristics" • "On-chip peripherals current consumption" • "DSPI characteristics" <p>"DSPI characteristics" section: removed "DSPI PCS strobe (PCSS) timing" figure</p>
3 (continued)	10 Aug 2010	"Ordering information" section: removed "Orderable part number summary" table

Table A-1. Abbreviations (continued)

Abbreviation	Meaning
OPWMCB	Center aligned output pulse width modulation buffered with dead time
OPWMT	Output pulse width modulation trigger
PWM	Pulse width modulation
SAIC	Single action input capture
SAOC	Single action output compare
SCK	Serial communications clock
SOUT	Serial data out
TBD	To be defined
TCK	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org

© Freescale Semiconductor, Inc. 2009–2013. All rights reserved.

Document Number: MPC5602D

Rev. 6

01/2013

