

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	49
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K × 8
RAM Size	104K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 4x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TFBGA
Supplier Device Package	100-TFBGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1822jet100e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin name95 952 98486 14 97388 82 14at 15 16at 15 15 16DescriptionP1_1R2K24258I2 12N; PUI/OGPIO0[8] — General purpose of boot pin (see Table 5).	digital input/output pin. External
	digital input/output pin. External
O CTOUT_7 — SCTimer/PWM ou 1.	utput 7. Match output 3 of timer
I/O EMC_A6 — External memory a	address line 6.
- R — Function reserved.	
- R — Function reserved.	
I/O SSP0_MISO — Master In Slave	e Out for SSP0.
- R — Function reserved.	
I/O EMC_D13 — External memory	v data line 13.
P1_2R3K14360 $\stackrel{[2]}{=}$ N;I/O GPIO0[9] — General purpose of boot pin (see Table 5).	digital input/output pin. External
O CTOUT_6 — SCTimer/PWM ou 1.	utput 6. Match output 2 of timer
I/O EMC_A7 — External memory a	address line 7.
- R — Function reserved.	
- R — Function reserved.	
I/O SSP0_MOSI — Master Out Sla	ave in for SSP0.
- R — Function reserved.	
I/O EMC_D14 — External memory	v data line 14.
P1_3 P5 J1 44 61 2 N; I/O GPIO0[10] — General purpose	e digital input/output pin.
PU O CTOUT_8 — SCTimer/PWM ou 2.	utput 8. Match output 0 of timer
- R — Function reserved.	
O EMC_OE — LOW active Output	ut Enable signal.
O USB0_IND1 — USB0 port indic	cator LED control output 1.
I/O SSP1_MISO — Master In Slave	e Out for SSP1.
- R — Function reserved.	
O SD_RST — SD/MMC reset sign	nal for MMC4.4 card.
P1_4 T3 J2 47 64 2 N; I/O GPIO0[11] — General purpose	e digital input/output pin.
PU O CTOUT_9 — SCTimer/PWM ou 3.	utput 9. Match output 3 of timer
- R — Function reserved.	
O EMC_BLS0 — LOW active Byt	te Lane select signal 0.
O USB0_IND0 — USB0 port indic	cator LED control output 0.
I/O SSP1_MOSI — Master Out Sla	ave in for SSP1.
I/O EMC_D15 — External memory	data line 15.
O SD_VOLT1 — SD/MMC bus vo	oltage select output 1.

 Table 3.
 Pin description ...continued

Iable 3. Pin descriptioncontinued											
Pin name		LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description		
P1_5		R5	J4	48	65	[2]	N;	I/O	GPIO1[8] — General purpose digital input/output pin.		
							PU	0	CTOUT_10 — SCTimer/PWM output 10. Match output 3 of timer 3.		
								-	R — Function reserved.		
								0	EMC_CS0 — LOW active Chip Select 0 signal.		
								I	USB0_PWR_FAULT — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).		
								I/O	SSP1_SSEL — Slave Select for SSP1.		
								-	R — Function reserved.		
								0	SD_POW — SD/MMC card power monitor output.		
P1_6		T4	K4	49	67		N; PU	I/O	GPIO1[9] — General purpose digital input/output pin.		
								I	CTIN_5 — SCTimer/PWM input 5. Capture input 2 of timer 2.		
							-	R — Function reserved.			
							0	EMC_WE — LOW active Write Enable signal.			
								-	R — Function reserved.		
								0	EMC_BLS0 — LOW active Byte Lane select signal 0.		
								-	R — Function reserved.		
								I/O	SD_CMD — SD/MMC command signal.		
P1_7		T5	G4	50	69	[2]	N;	I/O	GPIO1[0] — General purpose digital input/output pin.		
							PU	I	U1_DSR — Data Set Ready input for UART1.		
								0	CTOUT_13 — SCTimer/PWM output 13. Match output 3 of timer 3.		
								I/O	EMC_D0 — External memory data line 0.		
								0	USB0_PPWR — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.		
								-	R — Function reserved.		
								-	R — Function reserved.		
								-	R — Function reserved.		

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P2_12	E15	B9	106	153	[2]	N;	I/O	GPIO1[12] — General purpose digital input/output pin.
						PU	0	CTOUT_4 — SCTimer/PWM output 4. Match output 3 of timer 3.
							-	R — Function reserved.
							I/O	EMC_A3 — External memory address line 3.
							-	R — Function reserved.
							-	R — Function reserved.
				-	R — Function reserved.			
							I/O	U2_UCLK — Serial clock input/output for USART2 in synchronous mode.
P2_13	C16	A10	108	156	[2]	N;	I/O	GPIO1[13] — General purpose digital input/output pin.
			- R — Function r I/O EMC_A4 — Ex			PU	I	CTIN_4 — SCTimer/PWM input 4. Capture input 2 of timer 1.
							-	R — Function reserved.
							I/O	EMC_A4 — External memory address line 4.
				R — Function reserved.				
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	U2_DIR — RS-485/EIA-485 output enable/direction control for USART2.
P3_0	F13	A8	112	161	[2]	N; PU	I/O	I2S0_RX_SCK — I ² S receive clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S -bus specification.
							0	I2S0_RX_MCLK — I ² S receive master clock.
							I/O	I2S0_TX_SCK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the l^2S -bus specification.
							0	I2S0_TX_MCLK — I ² S transmit master clock.
							I/O	SSP0_SCK — Serial clock for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P7_2	A16	-	115	165	[2]	N;	I/O	GPIO3[10] — General purpose digital input/output pin.
						PU	I	CTIN_4 — SCTimer/PWM input 4. Capture input 2 of timer 1.
							I/O	I2S0_TX_SDA — I^2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I</i> ² <i>S</i> - <i>bus specification</i> .
							0	LCD_VD18 — LCD data.
							0	LCD_VD6 — LCD data.
							-	R — Function reserved.
							I	U2_RXD — Receiver input for USART2.
							-	R — Function reserved.
P7_3	C13	-	117	167	[2]	N;	I/O	GPIO3[11] — General purpose digital input/output pin.
						PU	I	CTIN_3 — SCTimer/PWM input 3. Capture input 1 of timer 1.
							-	R — Function reserved.
		O LCD_VD17 — LCD data.	LCD_VD17 — LCD data.					
							0	LCD_VD5 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P7_4	C8	-	132	189	[5]	N; PU	I/O	GPIO3[12] — General purpose digital input/output pin.
						PU	0	CTOUT_13 — SCTimer/PWM output 13. Match output 3 of timer 3.
							-	R — Function reserved.
							0	LCD_VD16 — LCD data.
							0	LCD_VD4 — LCD data.
							0	TRACEDATA[0] — Trace data, bit 0.
							-	R — Function reserved.
							-	R — Function reserved.
							AI	ADC0_4 — ADC0 and ADC1, input channel 4. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M3 microcontroller

Pin name	Pin descri					(D)		Description		
	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type			
P8_0	E5	-	-	2	[3]	N;	I/O	GPIO4[0] — General purpose digital input/output pin.		
						PU	I	USB0_PWR_FAULT — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).		
							-	R — Function reserved.		
							I	MCI2 — Motor control PWM channel 2, input.		
							-	R — Function reserved.		
							-	R — Function reserved.		
							-	R — Function reserved.		
							0	T0_MAT0 — Match output 0 of timer 0.		
P8_1	H5	15 -	-	34	[3]	N;	I/O	GPIO4[1] — General purpose digital input/output pin.		
						PU	0	USB0_IND1 — USB0 port indicator LED control output 1.		
							-	R — Function reserved.		
							I	MCI1 — Motor control PWM channel 1, input.		
							-	R — Function reserved.		
							-	R — Function reserved.		
							-	R — Function reserved.		
							0	T0_MAT1 — Match output 1 of timer 0.		
P8_2	K4	-	-	36	[3]	N;	I/O	GPIO4[2] — General purpose digital input/output pin.		
						PU	0	USB0_IND0 — USB0 port indicator LED control output 0.		
							-	R — Function reserved.		
							I	MCI0 — Motor control PWM channel 0, input.		
							-	R — Function reserved.		
							-	R — Function reserved.		
							-	R — Function reserved.		
							0	T0_MAT2 — Match output 2 of timer 0.		
P8_3	J3	-	-	37	[2]	N;	I/O	GPIO4[3] — General purpose digital input/output pin.		
						PU	I/O	USB1_ULPI_D2 — ULPI link bidirectional data line 2.		
							-	R — Function reserved.		
							0	LCD_VD12 — LCD data.		
							0	LCD_VD19 — LCD data.		
							-	R — Function reserved.		
							-	R — Function reserved.		
							0	T0_MAT3 — Match output 3 of timer 0.		

 Table 3.
 Pin description ...continued

LPC185X_3X_2X_1X

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
PF_3	E10	-	-	170	[2]	N;	-	R — Function reserved.
						PU	I	U3_RXD — Receiver input for USART3.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.
							-	R — Function reserved.
							I/O	GPIO7[18] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PF_4	D10	H4	120	172	[2]	OL;	I/O	SSP1_SCK — Serial clock for SSP1.
						PU	I	GP_CLKIN — General-purpose clock input to the CGU.
							0	TRACECLK — Trace clock.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	I2S0_TX_MCLK — I ² S transmit master clock.
							I/O	I2S0_RX_SCK — I^2S receive clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S -bus specification.
PF_5	E9	-	-	190	[5]	N;	-	R — Function reserved.
						PU	I/O	U3_UCLK — Serial clock input/output for USART3 in synchronous mode.
							I/O	SSP1_SSEL — Slave Select for SSP1.
							0	TRACEDATA[0] — Trace data, bit 0.
							I/O	GPIO7[19] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							AI	ADC1_4 — ADC1 and ADC0, input channel 4. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

 Table 3.
 Pin description ...continued

	1 111 0	escrip	tion				1		
Pin name		LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
PF_6		E7	-	-	192	[5]	N;	-	R — Function reserved.
							PU	I/O	U3_DIR — RS-485/EIA-485 output enable/direction control for USART3.
								I/O	SSP1_MISO — Master In Slave Out for SSP1.
								0	TRACEDATA[1] — Trace data, bit 1.
								I/O	GPI07[20] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	I2S1_TX_SDA — I^2S1 transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I^2S -bus specification.
							N;	AI	ADC1_3 — ADC1 and ADC0, input channel 3. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PF_7		B7	-	-	193	[5]	N;	-	R — Function reserved.
							PU	I/O	U3_BAUD — Baud pin USART3.
								I/O	SSP1_MOSI — Master Out Slave in for SSP1.
								0	TRACEDATA[2] — Trace data, bit 2.
								I/O	GPI07[21] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	I2S1_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the PS -bus specification.
								Al/ O	ADC1_7 — ADC1 and ADC0, input channel 7 or band gap output. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PF_8		E6	-	-	-	[5]	N;	-	R — Function reserved.
							PU	I/O	U0_UCLK — Serial clock input/output for USART0 in synchronous mode.
								I	CTIN_2 — SCTimer/PWM input 2. Capture input 2 of timer 0.
								0	TRACEDATA[3] — Trace data, bit 3.
								I/O	GPI07[22] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								-	R — Function reserved.
								AI	ADC0_2 — ADC0 and ADC1, input channel 2. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

 Table 3.
 Pin description ...continued

	able 4. Boot mode when off Boot_otto bits are programmed												
Boot mode	BOOT_SRC bit 3	BOOT_SRC bit 2	BOOT_SRC bit 1	BOOT_SRC bit 0	Description								
USB0	0	1	1	0	Boot from USB0.								
USB1	0	1	1	1	Boot from USB1.								
SPI (SSP)	1	0	0	0	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) ^[1] .								
USART3	1	0	0	1	Enter ISP mode using USART3 functions on pins P2_3 and P2_4.								

Table 4. Boot mode when OTP BOOT_SRC bits are programmed

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI. **Remark:** Pin functions for SPIFI and SSP0 boot are different.

Boot mode	Pins				Description
	P2_9	P2_8	P1_2	P1_1	
USART0	LOW	LOW	LOW	LOW	Enter ISP mode using USART0 pins P2_0 and P2_1.
SPIFI	LOW	LOW	LOW	HIGH	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8[1].
EMC 8-bit	LOW	LOW	HIGH	LOW	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	LOW	LOW	HIGH	HIGH	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	LOW	HIGH	LOW	LOW	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	LOW	HIGH	LOW	HIGH	Boot from USB0
USB1	LOW	HIGH	HIGH	LOW	Boot from USB1.
SPI (SSP)	LOW	HIGH	HIGH	HIGH	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) ^[1] .
USART3	HIGH	LOW	LOW	LOW	Enter ISP mode using USART3 pins P2_3 and P2_4.

Table 5. Boot mode when OPT BOOT_SRC bits are zero

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI. **Remark:** Pin functions for SPIFI and SSP0 boot are different.

- Clock selection
- Inputs
- Events
- Outputs
- Interrupts

7.15.1.1 Features

- Two 16-bit counters or one 32-bit counter.
- · Counters clocked by bus clock or selected input.
- Up counters or up-down counters.
- State variable allows sequencing across multiple counter cycles.
- The following conditions define an event: a counter match condition, an input (or output) condition, a combination of a match and/or and input/output condition in a specified state.
- Events control outputs, interrupts, and DMA requests.
 - Match register 0 can be used as an automatic limit.
 - In bi-directional mode, events can be enabled based on the count direction.
 - Match events can be held until another qualifying event occurs.
- Selected events can limit, halt, start, or stop a counter.
- Supports:
 - 8 inputs
 - 16 outputs
 - 16 match/capture registers
 - 16 events
 - 32 states
 - Match register 0 to 5 support a fractional component for the dither engine

7.15.2 General-Purpose DMA

The DMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral for master 1, but only memory for master 0.

7.15.2.1 Features

- Eight DMA channels. Each channel can support a unidirectional transfer.
- 16 DMA request lines.
- Single DMA and burst DMA request signals. Each peripheral connected to the DMA Controller can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the DMA Controller.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers are supported.

7.16.1.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

7.16.2 USART

Remark: The LPC185x/3x/2x/1x contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode and a smart card mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.16.2.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit/EIA-485 mode.
- USART3 includes an IrDA mode to support infrared communication.
- All USARTs have DMA support.
- Support for synchronous mode at a data bit rate of up to 8 Mbit/s.
- Smart card mode conforming to ISO7816 specification

7.16.3 SSP serial I/O controller

Remark: The LPC185x/3x/2x/1x contain two SSP controllers.

The SSP controller can operate on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full-duplex

transfers, with frames of 4 bit to 16 bit of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.16.3.1 Features

- Maximum SSP speed in full-duplex mode of 25 Mbit/s; for transmit only 50 Mbit/s (master) and 15 Mbit/s (slave).
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses.
- Synchronous serial communication.
- Master or slave operation.
- Eight-frame FIFOs for both transmit and receive.
- 4-bit to 16-bit frame.
- Connected to the GPDMA.

7.16.4 I²C-bus interface

Remark: The LPC185x/3x/2x/1x contain two I²C-bus interfaces.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (for example, an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus interface is a multi-master bus and can be controlled by more than one bus master connected to it.

7.16.4.1 Features

- I²C0 is a standard I²C-bus compliant bus interface with open-drain pins. I²C0 also supports Fast mode plus with bit rates up to 1 Mbit/s.
- I²C1 uses standard I/O pins with bit rates of up to 400 kbit/s (Fast I²C-bus).
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- All I²C-bus controllers support multiple address recognition and a bus monitor mode.

7.16.5 I²S interface

Remark: The LPC185x/3x/2x/1x contain two I²S interfaces.


All information provided in this document is subject to legal disclaimers.

LPC185X 3X 2X 1X

NXP Semiconductors


LPC185x/3x/2x/1x


32-bit ARM Cortex-M3 microcontroller




002aah424 25 _I I_{DD(REG)(3V3)}/I_{BAT} (μA) 20 15 10 IBAT IDD(REG)(3V3) 5 0 60 80 100 temperature (°C) -20 0 20 120 -40 40 Conditions: $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3 \text{ V}. V_{BAT} =$ V_{DD(REG)(3V3)} + 0.4 V.

Fig 16. Typical supply current versus temperature in Deep power-down mode





Conditions: V_{BAT} = 3.6 V. $V_{DD(REG)(3V3)}$ not present.



32-bit ARM Cortex-M3 microcontroller

11.2 Wake-up times

Table 17. Dynamic characteristic: Wake-up from Deep-sleep, Power-down, and Deep power-down modes

 $T_{amb} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C$

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
t _{wake}	wake-up time	from Sleep mode	[2]	$3\times T_{cy(clk)}$	$5\times T_{\text{cy(clk)}}$	-	ns
		from Deep-sleep and Power-down mode		12	51	-	μS
		from Deep power-down mode		-	200	-	μs
		after reset		-	200	-	μs

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2] $T_{cy(clk)} = 1/CCLK$ with CCLK = CPU clock frequency.

11.3 External clock for oscillator in slave mode


Remark: The input voltage on the XTAL1/2 pins must be \leq 1.2 V (see <u>Table 11</u>). For connecting the oscillator to the XTAL pins, also see Section 13.2 and Section 13.4.

Table 18. Dynamic characteristic: external clock

 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}; V_{DD(IO)} \text{ over specified ranges.}$

Symbol	Parameter	Conditions	Min	Max	Unit
f _{osc}	oscillator frequency		1	25	MHz
T _{cy(clk)}	clock cycle time		40	1000	ns
t _{CHCX}	clock HIGH time		$T_{\text{cy(clk)}} \times 0.4$	$T_{cy(clk)} imes 0.6$	ns
t _{CLCX}	clock LOW time		$T_{\text{cy(clk)}} \times 0.4$	$T_{cy(clk)} imes 0.6$	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.



32-bit ARM Cortex-M3 microcontroller

Table 27. Dynamic characteristics: SSP pins in SPI mode

 $T_{amb} = -40$ °C to +105 °C; 2.4 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V; $C_L = 20$ pF; sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t _d	delay time	continuous transfer mode		-	$0.5 imes T_{cy(clk)}$	-	ns
		SPI mode; CPOL = 0; CPHA = 0					
		SPI mode; CPOL = 0; CPHA = 1		-	n/a	-	ns
		SPI mode; CPOL = 1; CPHA = 0		-	$0.5 \times T_{\text{cy(clk)}}$	-	ns
		SPI mode; CPOL = 1; CPHA = 1		-	n/a	-	ns
		synchronous serial frame mode		-	T _{cy(clk)}	-	ns
		microwire frame format		-	n/a	-	ns
SSP slav	'e						
PCLK	Peripheral clock frequency			-	-	180	MHz
T _{cy(clk)}	clock cycle time		[2]	1/(11 × 10 ⁶)	-	-	s
t _{DS}	data set-up time	in SPI mode		1.5	-	-	ns
t _{DH}	data hold time	in SPI mode		2	-	-	ns
t _{v(Q)}	data output valid time	in SPI mode		-	-	[4 × (1/PCLK)] + 1	ns
t _{h(Q)}	data output hold time	in SPI mode		4.5	-	-	ns
t _{lead}	lead time	continuous transfer mode SPI mode; CPOL = 0; CPHA = 0		T _{cy(clk)}	-	-	ns
		SPI mode; CPOL = 0; CPHA = 1		$0.5 \times T_{\text{cy(clk)}}$	-	-	ns
		SPI mode; CPOL = 1; CPHA = 0		T _{cy(clk)}	-	-	ns
		SPI mode; CPOL = 1; CPHA = 1		$0.5 \times T_{cy(clk)}$	-	-	ns
		synchronous serial frame mode		$0.5 \times T_{\text{cy(clk)}}$	-	-	ns
		microwire frame format		T _{cy(clk)}	-	-	ns


32-bit ARM Cortex-M3 microcontroller

11.16 SD/MMC

Table 34. Dynamic characteristics: SD/MMC

 $T_{amb} = -40$ °C to +105 °C, 2.4 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V, $C_L = 20$ pF. Simulated values. SAMPLE_DELAY = 0x9, DRV_DELAY = 0x6 in the SDDELAY register sampled at 90 % and 10 % of the signal level, EHS = 1 for SD_CLK pin, EHS = 0 for SD_DATn and SD_CMD pins. Simulated values.

Symbol	Parameter	Conditions	Min	Max	Unit
f _{clk}	clock frequency	on pin SD_CLK; data transfer mode	-	52	MHz
t _{su(D)}	data input set-up time	on pins SD_DATn as inputs		-	ns
		on pins SD_CMD as inputs	7	-	ns
t _{h(D)}	data input hold time	on pins SD_DATn as inputs	0.2	-	ns
		on pins SD_CMD as inputs	-1	-	ns
t _{d(QV)}	data output valid delay	on pins SD_DATn as outputs	-	15.7	ns
	time	on pins SD_CMD as outputs	-	15.9	ns
t _{h(Q)}	data output hold time	on pins SD_DATn as outputs	3.5	-	ns
		on pins SD_CMD as outputs	3.5	-	ns



11.17 LCD

Table 35. Dynamic characteristics: LCD

 $T_{amb} = -40$ °C to 105 °C; 2.4 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V; C_L = 20 pF. Simulated values.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{clk}	clock frequency	on pin LCD_DCLK	-	50	-	MHz
t _{d(QV)}	data output valid delay time		-	-	17	ns
t _{h(Q)}	data output hold time		8.5	-	-	ns

LPC185X_3X_2X_1X

32-bit ARM Cortex-M3 microcontroller

12. ADC/DAC electrical characteristics

Table 37. ADC characteristics

 $V_{DDA(3V3)}$ over specified ranges; $T_{amb} = -40$ °C to +105 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
VIA	analog input voltage			0	-	V _{DDA(3V3)}	V
C _{ia}	analog input capacitance			-	-	2	pF
E _D	differential linearity error	$2.7~V \leq V_{DDA(3V3)} \leq 3.6~V$	[1][2]	-	±0.8	-	LSB
		$2.4 \text{ V} \le \text{V}_{\text{DDA}(3V3)} < 2.7 \text{ V}$		-	±1.0	-	LSB
E _{L(adj)}	integral non-linearity	$2.7~V \leq V_{DDA(3V3)} \leq 3.6~V$	[3]	-	±0.8	-	LSB
		$2.4 \text{ V} \le \text{V}_{\text{DDA}(3V3)} < 2.7 \text{ V}$		-	±1.5	-	LSB
Eo	offset error	$2.7~V \leq V_{DDA(3V3)} \leq 3.6~V$	[4]	-	±0.15	-	LSB
		$2.4 \text{ V} \le \text{V}_{\text{DDA}(3V3)} < 2.7 \text{ V}$		-	±0.15	-	LSB
E _G	gain error	$2.7~V \leq V_{DDA(3V3)} \leq 3.6~V$	[5]	-	±0.3	-	%
		$2.4 \text{ V} \le \text{V}_{\text{DDA}(3V3)} < 2.7 \text{ V}$		-	±0.35	-	%
ET	absolute error	$2.7~V \leq V_{DDA(3V3)} \leq 3.6~V$	[6]	-	±3	-	LSB
		$2.4 \text{ V} \le \text{V}_{\text{DDA}(3V3)} < 2.7 \text{ V}$		-	±4	-	LSB
R _{vsi}	voltage source interface resistance	see <u>Figure 40</u>		-	-	$\begin{array}{c} 1/(7\times f_{clk(ADC)}\times \\ C_{ia}) \end{array}$	kΩ
R _i	input resistance		[7][8]	-	-	1.2	MΩ
f _{clk(ADC)}	ADC clock frequency			-	-	4.5	MHz
f _s	sampling frequency	10-bit resolution; 11 clock cycles		-	-	400	kSamples/s
		2-bit resolution; 3 clock cycles				1.5	MSamples/s

[1] The ADC is monotonic, there are no missing codes.


- [2] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 39.
- [3] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 39</u>.
- [4] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 39.
- [5] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 39.
- [6] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See <u>Figure 39</u>.


[7] $T_{amb} = 25 \ ^{\circ}C.$

[8] Input resistance R_i depends on the sampling frequency fs: R_i = 2 k Ω + 1 / (f_s × C_{ia}).

32-bit ARM Cortex-M3 microcontroller

14. Package outline





All information provided in this document is subject to legal disclaimers.

LPC185X 3X 2X 1X

32-bit ARM Cortex-M3 microcontroller




Fig 52. Package outline of the LQFP100 package

LPC185X_3X_2X_1X Product data sheet

32-bit ARM Cortex-M3 microcontroller

16. Abbreviations

Table 44.	Abbreviations
Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
API	Application Programming Interface
BOD	BrownOut Detection
BGA	Ball Grid Array
CAN	Controller Area Network
CMAC	Cipher-based Message Authentication Code
CSMA/CD	Carrier Sense Multiple Access with Collision Detection
DAC	Digital-to-Analog Converter
DMA	Direct Memory Access
EOP	End Of Packet
ETB	Embedded Trace Buffer
ETM	Embedded Trace Macrocell
GPIO	General-Purpose Input/Output
IRC	Internal RC
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
LCD	Liquid Crystal Display
LSB	Least Significant Bit
LQFP	Low Quad Flat Package
MAC	Media Access Control
MCU	MicroController Unit
MIIM	Media Independent Interface Management
n.c.	not connected
OTG	On-The-Go
PHY	PHYsical layer
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RMII	Reduced Media Independent Interface
SDRAM	Synchronous Dynamic Random Access Memory
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TCP/IP	Transmission Control Protocol/Internet Protocol
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
ULPI	UTMI+ Low Pin Interface

32-bit ARM Cortex-M3 microcontroller

Document ID	Release date Data sheet status Change notice Supersedes
Modifications:	 Parameter t_{ret} (retention time) for EEPROM updated in Table 15.
	 Parameter V_{DDA(3V3)} added for pins USB0_VDDA3V3_DRIVER and USB0_VDDA3V3 in Table 11.
	 Parameter name I_{DD(ADC)} changed to I_{DDA} in Table 11.
	 Minimum wake-up time from sleep mode added in Table 16.
	 Data for I_{DD(IO)} added in Table 11.
	 Data sheet status changed to Product data sheet.
	 IRC specifications corrected in Table 19 "Dynamic characteristic: IRC oscillator" and Section 2: Accuracy changed to +/- 3 % over the entire temperature range.
	Bandgap characteristics removed.
	 Section 13.7 "Suggested USB interface solutions" added.
	 I_{DD(REG)(3V3)} updated in Table 11 "Static characteristics" for the following conditions:
	- Active mode: CCLK = 12 MHz; $I_{DD(REG)(3V3)}$ changed from 9.3 mA to 10 mA.
	- Active mode: CCLK = 60 MHz; $I_{DD(REG)(3V3)}$ changed from 26 mA to 28 mA.
	- Active mode: CCLK = 120 MHz; $I_{DD(REG)(3V3)}$ changed from 46 mA to 51 mA.
	- Active mode: CCLK = 180 MHz; $I_{DD(REG)(3V3)}$ changed from 66 mA to 74 mA.
	- Sleep mode: CCLK = 12 MHz; $I_{DD(REG)(3V3)}$ changed from 6.2 mA to 8.8 mA.
	 Figure 10 to Figure 13 updated.
	 General-purpose OTP size corrected.
LPC185X_3X_2X_1X v.4	20121031 Preliminary data sheet - LPC1857_53 v.3.2
Modifications:	Removed TFBGA180 package.
	 Parts LPC183x, LPC182x, and LPC181x added.
	 LQFP144 and TFBGA100 packages added.
	 T = 105 °C data added in Figure 19 to Figure 22.
	 Changed symbol names and parameter names in Table 21.
	• Parameter I_{LH} updated for condition $V_I = 5$ V and $T_{amb} = 25$ °C/105 °C in Table 11.
	 Power consumption data added in Section 10.1.
Modifications:	SPIFI dynamic characteristics added in Section 11.16.
woullications.	• IRC accuracy corrected to ± 2 % for $T_{amb} = -40$ °C to 0 °C and $T_{amb} = 85$ °C to 105 °C.
	 Pull-up and Pull-down current data (Figure 23 and Figure 24) updated with data for Tamb = 105 °C.
	 SCT dither engine added and SCT bi-directional event enable features added. See Section 7.15.1.
	 SPIFI maximum data rate changed to 52 MB per second.
	 Recommendation for V_{BAT} use added: The recommended operating condition for the battery supply is V_{DD(REG)(3V3)} > V_{BAT} + 0.2 V. See Table 11, Table note 2.
	 Table 14 "Band gap characteristics" added.
	 Minimum value for parameter V_{IL} changed to 0 V in Table 11 "Static characteristics".
	 Description of ADC pins on digital/analog input pins changed. Each input to the ADC
	is connected to ADC0 and ADC1. See Table 3.
	OTP memory size changed to 64 bit.
	Use of C_CAN peripheral restricted in Section 2.
	ADC channels limited to a total of 8 channels shared between ADC0 and ADC1.
LPC1857_53 v.3.2	20120920 Preliminary data sheet - LPC1857_53 v.3.1
	Position of index sector in Figure 4 "Pin configuration LQFP208 package" corrected.
PC185X_3X_2X_1X	All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserv

Table 45. Revision history ... continued

Product data sheet