

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
Number of I/O	83
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	104K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1823jbd144e

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state		Description
P1_20	M10	K10	70	100	[2]	N;	I/O	GPIO0[15] — General purpose digital input/output pin.
						PU	I/O	SSP1_SSEL — Slave Select for SSP1.
							-	R — Function reserved.
							0	ENET_TXD1 — Ethernet transmit data 1 (RMII/MII interface).
							I	T0_CAP2 — Capture input 2 of timer 0.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	EMC_D11 — External memory data line 11.
P2_0	T16	G10	75	108	[2]	N;	-	R — Function reserved.
						PU	0	U0_TXD — Transmitter output for USART0. See <u>Table 4</u> for ISP mode.
							I/O	EMC_A13 — External memory address line 13.
							0	USB0_PPWR — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
							I/O	GPIO5[0] — General purpose digital input/output pin.
							-	R — Function reserved.
							I	T3_CAP0 — Capture input 0 of timer 3.
							0	ENET_MDC — Ethernet MIIM clock.
P2_1	N15	G7	81	116	[2]	N;	-	R — Function reserved.
						PU	I	U0_RXD — Receiver input for USART0. See <u>Table 4</u> for ISP mode.
							I/O	EMC_A12 — External memory address line 12.
							1	USB0_PWR_FAULT — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
							I/O	GPIO5[1] — General purpose digital input/output pin.
							-	R — Function reserved.
							I	T3_CAP1 — Capture input 1 of timer 3.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P2_5	K14	D10	91	131	[3]	N;	-	R — Function reserved.
						PU	I	CTIN_2 — SCTimer/PWM input 2. Capture input 2 of timer 0.
							I	USB1_VBUS — Monitors the presence of USB1 bus power.
								Note: This signal must be HIGH for USB reset to occur.
							I	ADCTRIG1 — ADC trigger input 1.
							I/O	GPIO5[5] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT2 — Match output 2 of timer 3.
							0	USB0_IND0 — USB0 port indicator LED control output 0.
P2_6	K16	G9	95	137	[2]	N;	-	R — Function reserved.
						PU	I/O	U0_DIR — RS-485/EIA-485 output enable/direction control for USART0.
							I/O	EMC_A10 — External memory address line 10.
							0	USB0_IND0 — USB0 port indicator LED control output 0.
							I/O	GPIO5[6] — General purpose digital input/output pin.
							I	CTIN_7 — SCTimer/PWM input 7.
							I	T3_CAP3 — Capture input 3 of timer 3.
							0	EMC_BLS1 — LOW active Byte Lane select signal 1.
P2_7	H14	C10	96	138	[2]	N; PU	I/O	GPIO0[7] — General purpose digital input/output pin. ISP entry pin. If this pin is pulled LOW at reset, the part enters ISP mode or boots from an external source (see <u>Table 4</u> and <u>Table 5</u>).
							0	CTOUT_1 — SCTimer/PWM output 1. Match output 3 of timer 3.
							I/O	U3_UCLK — Serial clock input/output for USART3 in synchronous mode.
							I/O	EMC_A9 — External memory address line 9.
							-	R — Function reserved.
							-	R — Function reserved.
							0	T3_MAT3 — Match output 3 of timer 3.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

Pin name	oin descrip					ð		Description
	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	
P6_11	H12	C9	101	143	[2]	N;	I/O	GPIO3[7] — General purpose digital input/output pin.
						PU	-	R — Function reserved.
							-	R — Function reserved.
							0	EMC_CKEOUT0 — SDRAM clock enable 0.
							-	R — Function reserved.
							0	T2_MAT3 — Match output 3 of timer 2.
							-	R — Function reserved.
							-	R — Function reserved.
P6_12	G15	-	103	145	[2]	N;	I/O	GPIO2[8] — General purpose digital input/output pin.
						PU	0	CTOUT_7 — SCTimer/PWM output 7. Match output 3 of timer 1.
							-	R — Function reserved.
							0	EMC_DQMOUT0 — Data mask 0 used with SDRAM and static devices.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P7_0	B16	-	110	158	[2]	N;	I/O	GPIO3[8] — General purpose digital input/output pin.
						PU	0	CTOUT_14 — SCTimer/PWM output 14. Match output 2 of timer 3.
							-	R — Function reserved.
							0	LCD_LE — Line end signal.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P7_1	C14	-	113	162	[2]	N;	I/O	GPIO3[9] — General purpose digital input/output pin.
						PU	0	CTOUT_15 — SCTimer/PWM output 15. Match output 3 of timer 3.
							I/O	I2S0_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the PS -bus specification.
							0	LCD_VD19 — LCD data.
							0	LCD_VD7 — LCD data.
							-	R — Function reserved.
							0	U2_TXD — Transmitter output for USART2.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M3 microcontroller

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P8_4	J2	-	-	39	[2]	N;	I/O	GPIO4[4] — General purpose digital input/output pin.
						PU	I/O	USB1_ULPI_D1 — ULPI link bidirectional data line 1.
							-	R — Function reserved.
							0	LCD_VD7 — LCD data.
							0	LCD_VD16 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							I	T0_CAP0 — Capture input 0 of timer 0.
P8_5	J1	-	-	40	[2]	N;	I/O	GPIO4[5] — General purpose digital input/output pin.
						PU	I/O	USB1_ULPI_D0 — ULPI link bidirectional data line 0.
							-	R — Function reserved.
							0	LCD_VD6 — LCD data.
							0	LCD_VD8 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							I	T0_CAP1 — Capture input 1 of timer 0.
P8_6	K3	-	-	43	[2]	N; PU	I/O	GPIO4[6] — General purpose digital input/output pin.
						PU	I	USB1_ULPI_NXT — ULPI link NXT signal. Data flow control signal from the PHY.
							-	R — Function reserved.
							0	LCD_VD5 — LCD data.
							0	LCD_LP — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
							-	R — Function reserved.
							-	R — Function reserved.
							I	T0_CAP2 — Capture input 2 of timer 0.
P8_7	K1	-	-	45	[2]	N;	I/O	GPIO4[7] — General purpose digital input/output pin.
						PU	0	USB1_ULPI_STP — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.
							-	R — Function reserved.
							0	LCD_VD4 — LCD data.
							0	LCD_PWR — LCD panel power enable.
							-	R — Function reserved.
							-	R — Function reserved.
							I	T0_CAP3 — Capture input 3 of timer 0.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M3 microcontroller

PF_9 D6 - - 203 B1 V: H - R — Function reserved. V0 00_DIR — RS-485/EIA-485 output enable/direction control for USART0. - R - Function reserved. 0 CTOUT_1 — SCTimer/PWM output 1. Match output 3 of time 3. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - <td< th=""><th>Pin name</th><th>P</th><th></th><th></th><th></th><th></th><th>0</th><th></th><th>Description</th></td<>	Pin name	P					0		Description
PF_10 A3 - 205 EI NU EV IO UD_DIR — RS-485/EIA-485 output enable/direction control for USART0. - C10UT_1 — SCTimer/PWM output 1. Match output 3 of time: 3. - R — Function reserved. - R — Funct	rin name	LBGA256	TFBGA100	LQFP144			Reset state	Type	Description
PF_10 A3 - 205 ISI N; - R - Function reserved. IVO GPO7[23] - General purpose digital input/output pin. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. R - Function reserved. -	PF_9	D6	-	-	203	[5]		-	R — Function reserved.
PF_10 A3 - - R - Function reserved. PF_11 A3 - - R - Function reserved. PU - R - Function reserved. R - Function reserved. I SD_WP - SD/MMC card write protect input. - - R - Function reserved. - A1 ADC0 5 - ADC0 and ADC1, input channel 5. Configure the pin as GPI0 input and use the ADC function select register in the SCU to select the ADC. PF_11 A2 - R -							PU	I/O	U0_DIR — RS-485/EIA-485 output enable/direction control for USART0.
PF_10 A3 - A - <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>CTOUT_1 — SCTimer/PWM output 1. Match output 3 of timer 3.</td>								0	CTOUT_1 — SCTimer/PWM output 1. Match output 3 of timer 3.
PF_10 A3 - - 205 IS N; R - Function reserved. R - Function reserved. R - Function reserved. AI ADC1_2 - ADC1 and ADC0, input channel 2. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. PF_10 A3 - 205 IS N; R - Function reserved. O U0_TXD - Transmitter output for USART0. R - Function reserved. IO GPIO7[24] - General purpose digital input/output pin. R - Function reserved. IO GPIO7[24] - General purpose digital input/output pin. R - Function reserved. PF_11 A2 - 207 IS N; M PU C Function reserved. IO GPIO7[25] - General purpose digital input/output pin. R - Function reserved. IO R - Function reserved. IO SD_WP - SD/MMC card write protect input. R - Function reserved. IO SD_WP - SD/MMC card write protect input. R - Function reserved. IO R - Function reserved. IO SD_VDIT2 - SD/MMC bus voltage select output pin. R - Function reserved. R - Function reserved. IO								-	R — Function reserved.
PF_10 A3 - - R - R - R - R - R - R - R - R - R - R - R - R - R - No - R - R - No								I/O	GPI07[23] — General purpose digital input/output pin.
PF_10 A3 - - R - Function reserved. PU - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved.								-	R — Function reserved.
PF_10 A3 - - A ADC1_2 - ADC1 and ADC0, input channel 2. Configure the pin as GPI0 input and use the ADC function select register in the SCU to select the ADC. PF_10 A3 - - R - Function reserved. 0 U0_TXD - Transmitter output for USART0. - - R - Function reserved. - 10 GPI07[24] - General purpose digital input/output pin. - R - Function reserved. 10 SD_WP - SD/MMC card write protect input. - R - Function reserved. 11 SD_WP - SD/MMC card write protect input. - R - Function reserved. 11 SD_WP - SD/MMC card write protect input. - R - Function reserved. 11 ADC0_5 - ADC0 and ADC1, input channel 5. Configure the pin as GPI0 input and use the ADC function select register in the SCU to select the ADC. PF_11 A2 - - PF_11 A2 - - A1 ADC0_5 - ADC0 and ADC1, input channel 5. Configure the pin as GPI0 input and use the ADC function select register in the SCU to select the ADC. PF_11 - - R - Function reserved. 12 - - R - Function reserved. 14 - - - 15 - -								-	R — Function reserved.
PF_10 A3 - - S V N: - R - Function reserved. 0 U0_TXD - Transmitter output for USART0. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. - R - Function reserved. 10 GPI07[24] - General purpose digital input/output pin. - - R - Function reserved. - 1 SD_WP - SD/MMC card write protect input. - - R - Function reserved. - 1 SD_WP - SD/MC card write protect input. - - R - Function reserved. - 1 SD_WP - SD/MC card write protect input. - - R - Function reserved. - - R - Function reserved. - - N: - - - R - Function reserved. - - R - Function								-	R — Function reserved.
PincePinceOU0_TXD Transmitter output for USART0R Function reservedR Function reserved.AlADC0_5 ADC0 and ADC1, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.PF_11A2N;-R Function reserved.IU0_RXD Receiver input for USART0R Function reservedR Function reserved.								AI	pin as GPIO input and use the ADC function select register in
PF_11 A2 - - 207 ISI N;	PF_10	A3	-	-	205	[5]		-	R — Function reserved.
PF_11 A2 - R - R - Function reserved. I SD_WP - SD/MMC card write protect input. - R - Function reserved. I SD_WP - SD/MMC card write protect input. - R - Function reserved. I ADC0_5 - ADC0 and ADC1, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. PF_11 A2 - 207 II N; PV - R - Function reserved. I U0_RXD - Receiver input for USARTO. - R - Function reserved. - R - Function reserved. - I U0_RXD - Receiver input for USARTO. - R - Function reserved. - R - Function reserved. I/O GPI07[25] - General purpose digital input/output pin. - R - Function reserved. - I/O GPI07[25] - General purpose digital input/output pin. - R - Function reserved. - I/O GPI07[25] - General purpose digital input/output pin. - R - Function reserved. - I/O GPI07[25] - General purpose digital input/output pin. - R - Function reserved. - I/O GPI07[25] - General purpose digital input/out							PU	0	U0_TXD — Transmitter output for USART0.
PF_11 A2 - - R Function reserved. - R - Runction reserved. - - Runction reserved. - - Runction reserved. - - - Runction reserved. - Runction reserved. - - Runction reserved. - Runction reserved. <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>R — Function reserved.</td>								-	R — Function reserved.
PF_11 A2 - - R - R - Function reserved. I SD_WP - SD/MMC card write protect input. - R - Function reserved. AI ADC0_5 - ADC0 and ADC1, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. PF_11 A2 - - R - Function reserved. I U0_RXD - Receiver input for USARTO. - R - Function reserved. I U0_RXD - Receiver input for USARTO. - R - Function reserved. I U0_RXD - Receiver input for USARTO. - R - Function reserved. I 0 RDC7[25] - General purpose digital input/output pin. - R - Function reserved. - I/O GPI07[25] - General purpose digital input/output pin. - R - Function reserved. - I/O SD_VOLT2 - SD/MMC bus voltage select output 2. - R - Function reserved. - I ADC1_5 - ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.								-	R — Function reserved.
PF_11 A2 - 207 ISI N; PF_11 - R - Function reserved. A1 ADC0_5 - ADC0 and ADC1, input channel 5. Configure the prin as GPIO input and use the ADC function select register in the SCU to select the ADC. PF_11 A2 - 207 ISI N; PU - R - Function reserved. I U0_RXD - Receiver input for USART0. - R - Function reserved. I U0_RXD - Receiver input for USART0. - R - Function reserved. I U0_RXD - Receiver input for USART0. - R - Function reserved. I/O GPI07[25] - General purpose digital input/output pin. - - R - Function reserved. - R - Function reserved. I/O GPI07[25] - General purpose digital input/output pin. - - R - Function reserved. - R - Function reserved. I/O GPI07[25] - General purpose digital input/output pin. - - R - Function reserved. - R - Function reserved. A ADC1_5 - ADC1 and ADC0, input channel 5. Configure the pin as GPI0 input and use the ADC function select register in the SCU to select the ADC.								I/O	GPI07[24] — General purpose digital input/output pin.
PF_11 A2 - 207 [5] N; - R — Function reserved. I ADC0_5 — ADC0 and ADC1, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. PF_11 A2 - 207 [5] N; - R — Function reserved. I U0_RXD — Receiver input for USARTO. - R — Function reserved. - R — Function reserved. I/O GPI07[25] — General purpose digital input/output pin. - R — Function reserved. - I/O GPI07[25] — General purpose digital input/output pin. - R — Function reserved. - I/O GPI07[25] — General purpose digital input/output pin. - R — Function reserved. - I/O GPI07[25] — General purpose digital input/output pin. - R — Function reserved. - I/O SD_VOLT2 — SD/MMC bus voltage select output 2. - R — Function reserved. - I ADC1_5 — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. -								-	R — Function reserved.
PF_11 A2 - - 207 5 N; N - R — Function reserved. PF_11 A2 - - - R — Function reserved. I U0_RXD — Receiver input for USARTO. - R — Function reserved. I U0_RXD — Receiver input for USARTO. - R — Function reserved. - R — Function reserved. <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td>SD_WP — SD/MMC card write protect input.</td>								I	SD_WP — SD/MMC card write protect input.
PF_11 A2 - 207 51 N; PU - R — Function reserved. I U0_RXD — Receiver input for USART0. - R — Function reserved. 0 SD_VOLT2 — SD/MMC bus voltage select output 2. - R — Function reserved. - R — Function reserved. - R — Function reserved. 0 SD_VOLT2 — SD/MMC bus voltage select output 2. - R — Function reserved. - R — Function reser								-	R — Function reserved.
Image: PU								AI	pin as GPIO input and use the ADC function select register in
Image: Contract of the contract	PF_11	A2	-	-	207	[5]		-	R — Function reserved.
 R — Function reserved. GPI07[25] — General purpose digital input/output pin. R — Function reserved. SD_VOLT2 — SD/MMC bus voltage select output 2. R — Function reserved. Al ADC1_5 — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. 							PU	I	U0_RXD — Receiver input for USART0.
I/O GPI07[25] — General purpose digital input/output pin. - R — Function reserved. O SD_VOLT2 — SD/MMC bus voltage select output 2. - R — Function reserved. AI ADC1_5 — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.								-	R — Function reserved.
 R — Function reserved. SD_VOLT2 — SD/MMC bus voltage select output 2. R — Function reserved. AI ADC1_5 — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. 								-	R — Function reserved.
O SD_VOLT2 — SD/MMC bus voltage select output 2. - R — Function reserved. AI ADC1_5 — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.								I/O	GPI07[25] — General purpose digital input/output pin.
- R — Function reserved. AI ADC1_5 — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.								-	R — Function reserved.
AI ADC1_5 — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.								0	SD_VOLT2 — SD/MMC bus voltage select output 2.
pin as GPIO input and use the ADC function select register in the SCU to select the ADC.								-	R — Function reserved.
Clock pins								AI	pin as GPIO input and use the ADC function select register in
	Clock pins								

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M3 microcontroller

	oot mode with			programmed	
Boot mode	BOOT_SRC bit 3	BOOT_SRC bit 2	BOOT_SRC bit 1	BOOT_SRC bit 0	Description
USB0	0	1	1	0	Boot from USB0.
USB1	0	1	1	1	Boot from USB1.
SPI (SSP)	1	0	0	0	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) ^[1] .
USART3	1	0	0	1	Enter ISP mode using USART3 functions on pins P2_3 and P2_4.

Table 4. Boot mode when OTP BOOT_SRC bits are programmed


[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI. **Remark:** Pin functions for SPIFI and SSP0 boot are different.

Boot mode	Pins				Description
	P2_9	P2_8	P1_2	P1_1	
USART0	LOW	LOW	LOW	LOW	Enter ISP mode using USART0 pins P2_0 and P2_1.
SPIFI	LOW	LOW	LOW	HIGH	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8[1].
EMC 8-bit	LOW	LOW	HIGH	LOW	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	LOW	LOW	HIGH	HIGH	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	LOW	HIGH	LOW	LOW	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	LOW	HIGH	LOW	HIGH	Boot from USB0
USB1	LOW	HIGH	HIGH	LOW	Boot from USB1.
SPI (SSP)	LOW	HIGH	HIGH	HIGH	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) ^[1] .
USART3	HIGH	LOW	LOW	LOW	Enter ISP mode using USART3 pins P2_3 and P2_4.

Table 5. Boot mode when OPT BOOT_SRC bits are zero

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI. **Remark:** Pin functions for SPIFI and SSP0 boot are different.

32-bit ARM Cortex-M3 microcontroller



7.12 Memory mapping

32-bit ARM Cortex-M3 microcontroller

7.15.4 SD/MMC card interface

The SD/MMC card interface supports the following modes:

- Secure Digital memory (SD version 3.0).
- Secure Digital I/O (SDIO version 2.0).
- Consumer Electronics Advanced Transport Architecture (CE-ATA version 1.1).
- Multimedia Cards (MMC version 4.4).

7.15.5 External Memory Controller (EMC)

Remark: The EMC is available on all LPC185x/3x/2x/1x parts. The following memory bus widths are supported:

- LBGA256 packages: 32 bit
- TFBGA100 packages: 8 bit
- LQFP208 packages: 16 bit
- LQFP144 packages: 16 bit

The LPC185x/3x/2x/1x EMC is a Memory Controller peripheral offering support for asynchronous static memory devices such as RAM, ROM, and NOR flash. In addition, it can be used as an interface with off-chip memory-mapped devices and peripherals.

Function	LBGA256	TFBGA100	LQFP208	LQFP144
A	EMC_A[23:0]	EMC_A[13:0]	EMC_A[23:0]	EMC_A[15:0]
D	EMC_D[31:0]	EMC_D[7:0]	EMC_D[15:0]	EMC_D[15:0]
BLS	EMC_BLS[3:0]	EMC_BLS0	EMC_BLS[1:0]	EMC_BLS[1:0]
CS	EMC_CS[3:0]	EMC_CS0	EMC_CS[1:0]	EMC_CS[1:0]
OE	EMC_OE	EMC_OE	EMC_OE	EMC_OE
WE	EMC_WE	EMC_WE	EMC_WE	EMC_WE
CKEOUT	EMC_ CKEOUT[3:0]	EMC_ CKEOUT[1:0]	EMC_ CKEOUT[1:0]	EMC_ CKEOUT[1:0]
CLK	EMC_CLK[3:0]; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23
DQMOUT	EMC_ DQMOUT[3:0]	-	EMC_ DQMOUT[1:0]	EMC_ DQMOUT[1:0]
DYCS	EMC_ DYCS[3:0]	EMC_DYCS[1:0]	EMC_DYCS[1:0]	EMC_DYCS[1:0]
CAS	EMC_CAS	EMC_CAS	EMC_CAS	EMC_CAS
RAS	EMC_RAS	EMC_RAS	EMC_RAS	EMC_RAS

Table 6. EMC pinout for different packages

7.15.5.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and NOR flash, with or without asynchronous page mode.
- Low transaction latency.

LPC185X 3X 2X 1X

32-bit ARM Cortex-M3 microcontroller

- Increments/decrements depending on direction.
- Programmable for 2× or 4× position counting.
- Velocity capture using built-in timer.
- Velocity compare function with "less than" interrupt.
- Uses 32-bit registers for position and velocity.
- Three position-compare registers with interrupts.
- Index counter for revolution counting.
- Index compare register with interrupts.
- Can combine index and position interrupts to produce an interrupt for whole and partial revolution displacement.
- Digital filter with programmable delays for encoder input signals.
- Can accept decoded signal inputs (clk and direction).

7.17.4 Repetitive Interrupt (RI) timer

The repetitive interrupt timer provides a free-running 32-bit counter which is compared to a selectable value, generating an interrupt when a match occurs. Any bits of the timer compare function can be masked such that they do not contribute to the match detection. The repetitive interrupt timer can be used to create an interrupt that repeats at predetermined intervals.

7.17.4.1 Features

- 32-bit counter. Counter can be free-running or be reset by a generated interrupt.
- 32-bit compare value.
- 32-bit compare mask. An interrupt is generated when the counter value equals the compare value, after masking. This mechanism allows for combinations not possible with a simple compare.

7.17.5 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

7.17.5.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.

LPC185X 3X 2X 1X

32-bit ARM Cortex-M3 microcontroller

output frequency. The output frequency can be set as a multiple of the sampling frequency f_s to $32 \times f_s$, $64 \times f_s$, $128 \times f_s$, $256 \times f_s$, $384 \times f_s$, $512 \times f_s$ and the sampling frequency f_s can range from 16 kHz to 192 kHz (16, 22.05, 32, 44.1, 48, 96,192) kHz. Many other frequencies are possible as well using the integrated fractional divider.

7.20.7 System PLL1

The PLL1 accepts an input clock frequency from an external oscillator in the range of 1 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz. This range is possible through an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider can be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset. After reset, software can enable the PLL. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.20.8 Reset Generation Unit (RGU)

The RGU allows generation of independent reset signals for individual blocks and peripherals.

7.20.9 Power control

The LPC185x/3x/2x/1x feature several independent power domains to control power to the core and the peripherals (see <u>Figure 9</u>). The RTC and its associated peripherals (the alarm timer, the CREG block, the OTP controller, the back-up registers, and the event router) are located in the RTC power-domain. The main regulator or a battery supply can power the RTC. A power selector switch ensures that the RTC block is always powered on.

32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
I _{DD(IO)}	I/O supply current	deep sleep mode		-	< 0.1	-	μA
. ,		power-down mode		-	< 0.1	-	μA
		deep power-down mode		-	< 0.1	-	μA
I _{DDA}	Analog supply current	on pin VDDA;	[9]	-	0.4	-	
		deep sleep mode					μA
		power-down mode	[9]	-	0.4	-	μA
		deep power-down mode	<u>[9]</u>	-	0.007	-	μA
RESET pin		l		1			
V _{IH}	HIGH-level input voltage		<u>[8]</u>	$0.8 \times (V_{ps} - 0.35)$	-	5.5	V
V _{IL}	LOW-level input voltage		<u>[8]</u>	0	-	$0.3 \times (V_{ps} - 0.1)$	V
V _{hys}	hysteresis voltage		[8]	$\begin{array}{c} 0.05\times(V_{ps}\\-\ 0.35) \end{array}$	-	-	V
Standard I/C) pins - normal drive strengt	h	I			I	
CI	input capacitance			-	-	2	pF
ILL	LOW-level leakage current	V _I = 0 V; on-chip pull-up resistor disabled		-	3	-	nA
I _{LH}	HIGH-level leakage current	$V_I = V_{DD(IO)}$; on-chip pull-down resistor disabled		-	3	-	nA
		V _I = 5 V; T _{amb} = 25 °C		-	0.5	-	nA
		V _I = 5 V; T _{amb} = 105 °C		-	40	-	nA
I _{OZ}	OFF-state output current	$V_O = 0 V$ to $V_{DD(IO)}$; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
VI	input voltage	pin configured to provide a digital function; $V_{DD(IO)} \ge 2.4 \text{ V}$		0	-	5.5	V
		$V_{\text{DD(IO)}} \ge 2.4 \text{ V}$ $V_{\text{DD(IO)}} = 0 \text{ V}$		0	_	3.6	V
Vo	output voltage	output active		0		V _{DD(IO)}	V
V _{IH}	HIGH-level input			0 0.7 ×	-	• DD(IO) 5.5	V
VIН	voltage			V _{DD(IO)}	-	5.5	v
V _{IL}	LOW-level input voltage			0	-	$0.3 \times V_{DD(IO)}$	V
V _{hys}	hysteresis voltage			0.1 × V _{DD(IO)}	-	-	V
V _{OH}	HIGH-level output voltage	I _{OH} = -6 mA		V _{DD(IO)} – 0.4	-	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 6 mA		-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4 V$		-6	-	-	mA

Table 11. Static characteristics ...continued

Product data sheet

32-bit ARM Cortex-M3 microcontroller

11. Dynamic characteristics

11.1 Flash/EEPROM memory

Table 15. Flash characteristics

 $T_{amb} = -40 \ ^{\circ}C$ to +105 $\ ^{\circ}C$, unless otherwise specified. $V_{DD(REG)(3V3)} = 2.4 \ V$ to 3.6 V for read operations; $V_{DD(REG)(3V3)} = 2.7 \ V$ to 3.6 V for erase/program operations.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
N _{endu}	endurance	sector erase/program	<u>[1]</u>	10000	-	-	cycles
		page erase/program; page in large sector		1000	-	-	cycles
		page erase/program; page in small sector		10000	-	-	cycles
t _{ret}	retention time	powered		10	-	-	years
		unpowered		10	-	-	years
t _{er}	erase time	page, sector, or multiple consecutive sectors		-	100	-	ms
t _{prog}	programming time		[2]	-	1	-	ms

[1] Number of erase/program cycles.

[2] Programming times are given for writing 512 bytes from RAM to the flash. Data must be written to the flash in blocks of 512 bytes.

Table 16. EEPROM characteristics

 $T_{amb} = -40$ °C to +105 °C; $V_{DD(REG)(3V3)} = 2.7$ V to 3.6 V.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f _{clk}	clock frequency			800	1500	1600	kHz
N _{endu}	endurance			100 000	-	-	cycles
t _{ret}	t _{ret} retention time	$T_{amb} = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C$		20	-	-	years
		$85 \text{ °C} < T_{amb} \le 105 \text{ °C}$		10	-	-	years
t _a access time	read		-	120	-	ns	
		erase/program; f _{clk} = 1500 kHz		-	1.99	-	ms
		erase/program; f _{clk} = 1600 kHz		-	1.87	-	ms
t _{wait}	wait time	read; RPHASE1	[1]	35	-	-	ns
		read; RPHASE2	[1]	70	-	-	ns
		write; PHASE1	[1]	20	-	-	ns
		write; PHASE2	[1]	40	-	-	ns
		write; PHASE3	[1]	10	-	-	ns

[1] See the LPC18xx user manual how to program the wait states for the different read (RPHASEx) and erase/program phases (PHASEx)

32-bit ARM Cortex-M3 microcontroller

11.13 External memory interface

Table 28. Dynamic characteristics: Static asynchronous external memory interface

 $C_L = 22 \text{ pF}$ for EMC_Dn $C_L = 20 \text{ pF}$ for all others; $T_{amb} = -40 \text{ °C}$ to $\pm 105 \text{ °C}$; $2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}$; 2.7 $V \le V_{DD(IO)} \le 3.6 \text{ V}$; values guaranteed by design; the values in the table have been calculated with WAITTURN = 0x0 in STATICWAITTURN register. Timing parameters are given for single memory access cycles. In a normal read operation, the EMC changes the address while CS is asserted which results in multiple memory accesses.

Symbol	Parameter ^[1]	Conditions		Min	Тур	Max	Unit
Read cyc	le parameters						
t _{CSLAV}	CS LOW to address valid time			-3.1	-	1.6	ns
t _{CSLOEL}	CS LOW to OE LOW time		[2]	$-0.6 + T_{cy(clk)} \times WAITOEN$	-	$\begin{array}{c} 1.3 + T_{cy(clk)} \times \\ \text{WAITOEN} \end{array}$	ns
t _{CSLBLSL}	CS LOW to BLS LOW time	PB = 1		-0.7	-	1.8	ns
t _{oeloeh}	OE LOW to OE HIGH time		[2]	$\begin{matrix} -0.6 + \\ (WAITRD - \\ WAITOEN + 1) \times \\ T_{cy(clk)} \end{matrix}$	-	$\begin{array}{c} -0.4 + \\ (WAITRD - \\ WAITOEN + 1) \times \\ T_{cy(clk)} \end{array}$	ns
t _{am}	memory access time			-	-	$\begin{array}{l} -16 \ + \\ (WAITRD \ - \\ WAITOEN \ +1) \ \times \\ T_{cy(clk)} \end{array}$	ns
t _{h(D)}	data input hold time			-16	-	-	ns
t _{CSHBLSH}	CS HIGH to BLS HIGH time	PB = 1		-0.4	-	1.9	ns
t _{CSHOEH}	CS HIGH to OE HIGH time			-0.4	-	1.4	ns
t _{OEHANV}	OE HIGH to address invalid	PB = 1		-2.0	-	2.6	ns
t _{CSHEOR}	CS HIGH to end of read time		[3]	-2.0	-	0	ns
t _{CSLSOR}	CS LOW to start of read time		[4]	0	-	1.8	ns
Write cyc	le parameters						
t _{CSLAV}	CS LOW to address valid time			-3.1	-	1.6	ns
t _{CSLDV}	CS LOW to data valid time			-3.1	-	1.5	ns
t _{CSLWEL}	CS LOW to WE LOW time	PB = 1		−1.5 + (WAITWEN + 1) × T _{cy(clk)}	-	0.2 + (WAITWEN + 1) × T _{cy(clk)}	ns
t _{CSLBLSL}	CS LOW to BLS LOW time	PB = 1		-0.7	-	1.8	ns
t _{WELWEH}	WE LOW to WE HIGH time	PB = 1	[2]	$\begin{array}{c} -0.6 + \\ (WAITWR - \\ WAITWEN + 1) \times \\ T_{cy(clk)} \end{array}$	-	$\begin{matrix} -0.4 + \\ (WAITWR - \\ WAITWEN + 1) \times \\ T_{cy(clk)} \end{matrix}$	ns
t _{WEHDNV}	WE HIGH to data invalid time	PB = 1	[2]	$-0.9 + T_{cy(clk)}$	-	$2.3 + T_{cy(clk)}$	ns
t _{WEHEOW}	WE HIGH to end of write time	PB = 1	[2] [5]	-0.4 + T _{cy(clk)}	-	-0.3 + T _{cy(clk)}	ns
t _{CSLBLSL}	CS LOW to BLS LOW	PB = 0		−0.7 + (WAITWEN + 1) × T _{cy(clk)}	-	1.8 + (WAITWEN + 1) × T _{cy(clk)}	ns


32-bit ARM Cortex-M3 microcontroller

11.16 SD/MMC

Table 34. Dynamic characteristics: SD/MMC

 $T_{amb} = -40$ °C to +105 °C, 2.4 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V, $C_L = 20$ pF. Simulated values. SAMPLE_DELAY = 0x9, DRV_DELAY = 0x6 in the SDDELAY register sampled at 90 % and 10 % of the signal level, EHS = 1 for SD_CLK pin, EHS = 0 for SD_DATn and SD_CMD pins. Simulated values.

Symbol	Parameter	Conditions	Min	Max	Unit
f _{clk}	clock frequency	on pin SD_CLK; data transfer mode	-	52	MHz
t _{su(D)}	data input set-up time	on pins SD_DATn as inputs	5.2	-	ns
		on pins SD_CMD as inputs	7	-	ns
t _{h(D)}	data input hold time	on pins SD_DATn as inputs	0.2	-	ns
		on pins SD_CMD as inputs	-1	-	ns
t _{d(QV)}	data output valid delay	on pins SD_DATn as outputs	-	15.7	ns
	time	on pins SD_CMD as outputs	-	15.9	ns
t _{h(Q)}	data output hold time	on pins SD_DATn as outputs	3.5	-	ns
		on pins SD_CMD as outputs	3.5	-	ns



11.17 LCD

Table 35. Dynamic characteristics: LCD

 $T_{amb} = -40$ °C to 105 °C; 2.4 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V; C_L = 20 pF. Simulated values.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{clk}	clock frequency	on pin LCD_DCLK	-	50	-	MHz
t _{d(QV)}	data output valid delay time		-	-	17	ns
t _{h(Q)}	data output hold time		8.5	-	-	ns

32-bit ARM Cortex-M3 microcontroller

13. Application information

13.1 LCD panel signal usage

Table 39.	LCD panel connections for STN single panel mode
-----------	---

External pin	4-bit mono STN	l single panel	8-bit mono STN	single panel	Color STN single	e panel
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCD_VD[23:8]	-	-	-	-	-	-
LCD_VD7	-	-	P8_4	UD[7]	P8_4	UD[7]
LCD_VD6	-	-	P8_5	UD[6]	P8_5	UD[6]
LCD_VD5	-	-	P8_6	UD[5]	P8_6	UD[5]
LCD_VD4	-	-	P8_7	UD[4]	P8_7	UD[4]
LCD_VD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]
LCD_VD2	P4_3	UD[2]	P4_3	UD[2]	P4_3	UD[2]
LCD_VD1	P4_4	UD[1]	P4_4	UD[1]	P4_4	UD[1]
LCD_VD0	P4_1	UD[0]	P4_1	UD[0]	P4_1	UD[0]
LCD_LP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCD_ENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCD_FP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCD_DCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCD_LE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCD_PWR	P7_7	CDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN


Table 40. LCD panel connections for STN dual panel mode


External pin	4-bit mono STI	N dual panel	8-bit mono STN	8-bit mono STN dual panel		Color STN dual panel	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	
LCD_VD[23:16]	-	-	-	-	-	-	
LCD_VD15	-	-	PB_4	LD[7]	PB_4	LD[7]	
LCD_VD14	-	-	PB_5	LD[6]	PB_5	LD[6]	
LCD_VD13	-	-	PB_6	LD[5]	PB_6	LD[5]	
LCD_VD12	-	-	P8_3	LD[4]	P8_3	LD[4]	
LCD_VD11	P4_9	LD[3]	P4_9	LD[3]	P4_9	LD[3]	
LCD_VD10	P4_10	LD[2]	P4_10	LD[2]	P4_10	LD[2]	
LCD_VD9	P4_8	LD[1]	P4_8	LD[1]	P4_8	LD[1]	
LCD_VD8	P7_5	LD[0]	P7_5	LD[0]	P7_5	LD[0]	
LCD_VD7	-	-		UD[7]	P8_4	UD[7]	
LCD_VD6	-	-	P8_5	UD[6]	P8_5	UD[6]	
LCD_VD5	-	-	P8_6	UD[5]	P8_6	UD[5]	
LCD_VD4	-	-	P8_7	UD[4]	P8_7	UD[4]	
LCD_VD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]	

LPC185X_3X_2X_1X Product data sheet © NXP B.V. 2016. All rights reserved.

NXP Semiconductors

LPC185x/3x/2x/1x





32-bit ARM Cortex-M3 microcontroller

18. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
LPC185X_3X_2X_1X v.5.2	20160308	Product data sheet	-	LPC185X_3X_2X_1X v.5.1		
Modifications:		 Updated <u>Table 29 "Dynamic characteristics: Dynamic external memory interface"</u>: Read cycle parameters t_{h(D)} min value is 2.2 ns and max value is "-". 				
LPC185X_3X_2X_1X v.5.1	20151117	Product data sheet	2015110041	LPC185X_3X_2X_1X v.5		
Modifications:	 Updated Table 2 "Ordering options"; TFBGA100 packages do not support ULPI interface. Updated SSP slave and SSP master values in Table 27 "Dynamic characteristics: SSP pins in SPI mode". Updated footnote 2 to: T_{cv(Clk)} ≥ 12 × T_{cv(PCLK)}. 					
	 removed t_{v(Q)}, data output valid time in SPI mode, minimum value of 3 ´ (1/PC from SSP slave mode. 					
	 added units to t_d, delay time, for SSP slave and master mode. 					
	 Added GPCLKIN section and table. See Section 11.7 "GPCLKIN" and Table 22 "Dynamic characteristic: GPCLKIN". 					
LPC185X_3X_2X_1X v.5	20150429	Product data sheet	-	LPC185X_3X_2X_1X v.4.1		

Table 45. Revision history

32-bit ARM Cortex-M3 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes			
LPC1857_53 v.3.1	20120904	Preliminary data sheet	-	LPC1857_53 v.3			
Modifications:	 SSP0 boot pin functions added in Table 5 and Table 4. Pin P3_3 = SSP0_SCK, pin P3_6 = SSP0_SSEL, pin P3_7 = SSP0_MISO, pin P3_8 = SSP0_MOSI. Peripheral power consumption data added in Table 12. BOD de-assertion levels add in Table 13. Minimum value for all supply voltages changed to -0.5 V n Table 7. 						
LPC1857_53 v.3	20120711	Preliminary data sheet	-	LPC1857_53 v.2			
Modifications:	 Data sheet status changed to preliminary. AES removed. Available on parts LPC18Sxx only. Minimum value of V_I for conditions "USB0 pins USB0_DP; USB0_DM; USB0_VBU "USB0 pins USB0_ID; USB0_RREF", and "USB1 pins USB1_DP and USB1_DM" changed to -0.3 V in Table 6. Dynamic characteristics of the SD/MMC controller updated in Table 29. Dynamic characteristics of the LCD controller updated in Table 30. Dynamic characteristics of the SSP controller updated in Table 22. Section 10.2 added. Table 8 "Thermal resistance value (BGA packages)" added. Description of pins USB1_DP and USB1_DM updated in Table 3. Editorial updates. Parameters I_{II} and I_{IH} renamed to I_{II} and I_{IH} in Table 9. 						
LPC1857_53 v.2	20120515	Objective data sheet	-	LPC1857_53 v.1			
LPC1857_53 v.1	20111214	Objective data sheet	-	-			

Table 45. Revision history ...continued

32-bit ARM Cortex-M3 microcontroller

19. Legal information

19.1 Data sheet status

Document status[1][2] Product status[3]		Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status [3] information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for guick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer. unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers 19.3

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.