

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	83
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1825jbd144e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M3 microcontroller

0 on ADC0 and channel 0 on ADC1, channel 1 inputs (named ADC0_1 and ADC1_1) are tied together and connected to channel 1 on ADC0 and ADC1, and so forth. There are eight ADC channels total for the two ADCs.

	n descri	ption						
Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
Multiplexed o		1	-		1	1	1	
P0_0	L3	G2	32	47	[2]	N; PU	I/O	GPIO0[0] — General purpose digital input/output pin.
						PU	I/O	SSP1_MISO — Master In Slave Out for SSP1.
							I	ENET_RXD1 — Ethernet receive data 1 (RMII/MII interface).
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	I2S0_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the PS -bus specification.
							I/O	I2S1_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the PS -bus specification.
P0_1	M2	G1	34	50	[2]	N;	I/O	GPIO0[1] — General purpose digital input/output pin.
						PU	I/O	SSP1_MOSI — Master Out Slave in for SSP1.
							I	ENET_COL — Ethernet Collision detect (MII interface).
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
								ENET_TX_EN — Ethernet transmit enable (RMII/MII interface).
							I/O	I2S1_TX_SDA — I^2S1 transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I^2S -bus specification.
P1_0	P2	H1	38	54	[2]	N;	I/O	GPIO0[4] — General purpose digital input/output pin.
						PU	I	CTIN_3 — SCTimer/PWM input 3. Capture input 1 of timer 1.
							I/O	EMC_A5 — External memory address line 5.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SSP0_SSEL — Slave Select for SSP0.
							-	R — Function reserved.
							I/O	EMC_D12 — External memory data line 12.

Table 3. Pin description

32-bit ARM Cortex-M3 microcontroller

Pin name						4		Description
	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P3_8	C10	E7	124	179	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.
							I/O	SPIFI_CS — SPIFI serial flash chip select.
							I/O	GPIO5[11] — General purpose digital input/output pin.
							I/O	SSP0_SSEL — Slave Select for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
P4_0	D5	-	1	1	[2]	N;	I/O	GPIO2[0] — General purpose digital input/output pin.
						PU	0	MCOA0 — Motor control PWM channel 0, output A.
							I	NMI — External interrupt input to NMI.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD13 — LCD data.
							I/O	U3_UCLK — Serial clock input/output for USART3 in synchronous mode.
							-	R — Function reserved.
P4_1	A1	-	3	3	[5]	N;	I/O	GPIO2[1] — General purpose digital input/output pin.
						PU	0	CTOUT_1 — SCTimer/PWM output 1. Match output 3 of timer 3.
							0	LCD_VD0 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD19 — LCD data.
							0	U3_TXD — Transmitter output for USART3.
							I	ENET_COL — Ethernet Collision detect (MII interface).
							AI	ADC0_1 — ADC0 and ADC1, input channel 1. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
P4_2	D3	-	8	12	[2]	N;	I/O	GPIO2[2] — General purpose digital input/output pin.
						PU	0	CTOUT_0 — SCTimer/PWM output 0. Match output 0 of timer 0.
							0	LCD_VD3 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD12 — LCD data.
							I	U3_RXD — Receiver input for USART3.
							-	R — Function reserved.

Table 3. Pin description ... continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P4_3	C2	-	7	10	[5]	N;	I/O	GPIO2[3] — General purpose digital input/output pin.
	St. Volume St. Volume <td>CTOUT_3 — SCTimer/PWM output 3. Match output 3 of timer 0.</td>	CTOUT_3 — SCTimer/PWM output 3. Match output 3 of timer 0.						
							0	LCD_VD2 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD21 — LCD data.
							I/O	U3_BAUD — Baud pin for USART3.
							-	R — Function reserved.
							AI	ADC0_0 — ADC0 and ADC1, input channel 0. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
P4_4	B1	-	9	14	[5]		I/O	GPIO2[4] — General purpose digital input/output pin.
						PU	0	CTOUT_2 — SCTimer/PWM output 2. Match output 2 of timer 0.
							0	LCD_VD1 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD20 — LCD data.
							I/O	U3_DIR — RS-485/EIA-485 output enable/direction control for USART3.
							-	R — Function reserved.
							AO	DAC — DAC output. Configure the pin as GPIO input and use the analog function select register in the SCU to select the DAC.
P4_5	D2	-	10	15	[2]		I/O	GPIO2[5] — General purpose digital input/output pin.
						PU	0	CTOUT_5 — SCTimer/PWM output 5. Match output 3 of timer 3.
							0	LCD_FP — Frame pulse (STN). Vertical synchronization pulse (TFT).
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P7_5	A7	-	133	191	[5]	N;	I/O	GPIO3[13] — General purpose digital input/output pin.
						PU	0	CTOUT_12 — SCTimer/PWM output 12. Match output 3 of timer 3.
							-	R — Function reserved.
							0	LCD_VD8 — LCD data.
							0	LCD_VD23 — LCD data.
							0	TRACEDATA[1] — Trace data, bit 1.
							-	R — Function reserved.
							-	R — Function reserved.
							AI	ADC0_3 — ADC0 and ADC1, input channel 3. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
P7_6	C7	-	134	194	[2]	N;	I/O	GPIO3[14] — General purpose digital input/output pin.
						PU	0	CTOUT_11 — SCTimer/PWM output 1. Match output 3 of timer 2.
							-	R — Function reserved.
							0	LCD_LP — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
							-	R — Function reserved.
							0	TRACEDATA[2] — Trace data, bit 2.
							-	R — Function reserved.
							-	R — Function reserved.
P7_7	B6	-	140	201	[5]	N;	I/O	GPIO3[15] — General purpose digital input/output pin.
						PU	0	CTOUT_8 — SCTimer/PWM output 8. Match output 0 of timer 2.
							-	R — Function reserved.
							0	LCD_PWR — LCD panel power enable.
							-	R — Function reserved.
							0	TRACEDATA[3] — Trace data, bit 3.
							0	ENET_MDC — Ethernet MIIM clock.
							-	R — Function reserved.
							AI	ADC1_6 — ADC1 and ADC0, input channel 6. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	đ	Description
	LBG	TFB	LQF	LQF		Res [1]	Type	
P8_8	L1	-	-	49	[2]	N;	-	R — Function reserved.
						PU	I	USB1_ULPI_CLK — ULPI link CLK signal. 60 MHz clock generated by the PHY.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	CGU_OUT0 — CGU spare clock output 0.
							0	I2S1_TX_MCLK — I ² S1 transmit master clock.
P9_0	T1	-	-	59	[2]	N;	I/O	GPIO4[12] — General purpose digital input/output pin.
						PU	0	MCABORT — Motor control PWM, LOW-active fast abort.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I	ENET_CRS — Ethernet Carrier Sense (MII interface).
							-	R — Function reserved.
							I/O	SSP0_SSEL — Slave Select for SSP0.
P9_1	N6	-	-	66	[2]	N;	I/O	GPIO4[13] — General purpose digital input/output pin.
						PU	0	MCOA2 — Motor control PWM channel 2, output A.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	I2S0_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>PS-bus specification</i> .
							I	ENET_RX_ER — Ethernet receive error (MII interface).
							-	R — Function reserved.
							I/O	SSP0_MISO — Master In Slave Out for SSP0.
P9_2	N8	-	-	70	[2]	N;	I/O	GPIO4[14] — General purpose digital input/output pin.
						PU	0	MCOB2 — Motor control PWM channel 2, output B.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	I2S0_TX_SDA — I^2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I^2S -bus specification.
							I	ENET_RXD3 — Ethernet receive data 3 (MII interface).
							-	R — Function reserved.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M3 microcontroller

7.13 One-Time Programmable (OTP) memory

The OTP provides 64 bit+ 256 bit of memory for general-purpose use.

7.14 General-Purpose I/O (GPIO)

The LPC185x/3x/2x/1x provides 8 GPIO ports with up to 31 GPIO pins each.

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

All GPIO pins default to inputs with pull-up resistors enabled and input buffer disabled on reset. The input buffer must be turned on in the system control block SFS register before the GPIO input can be read.

7.14.1 Features

- Accelerated GPIO functions:
 - GPIO registers are located on the AHB so that the fastest possible I/O timing can be achieved.
 - Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
 - All GPIO registers are byte and half-word addressable.
 - Entire port value can be written in one instruction.
- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request.
- Two GPIO group interrupts can be triggered by any pin or pins in each port.

7.15 AHB peripherals

7.15.1 State Configurable Timer/PWM (SCTimer/PWM) subsystem

The SCTimer/PWM allows a wide variety of timing, counting, output modulation, and input capture operations. The inputs and outputs of the SCTimer/PWM are shared with the capture and match inputs/outputs of the 32-bit general-purpose counter/timers.

The SCTimer/PWM can be configured as two 16-bit counters or a unified 32-bit counter. In the two-counter case, in addition to the counter value the following operational elements are independent for each half:

- State variable.
- Limit, halt, stop, and start conditions.
- Values of Match/Capture registers, plus reload or capture control values.

In the two-counter case, the following operational elements are global to the SCTimer/PWM, but the last three can use match conditions from either counter:

32-bit ARM Cortex-M3 microcontroller

The I²S-bus provides a standard communication interface for digital audio applications.

The l^2S -bus specification defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic l^2S -bus connection has one master, which is always the master, and one slave. The l^2S -bus interface provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

7.16.5.1 Features

- The interface has separate input/output channels each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 192 kHz (16, 22.05, 32, 44.1, 48, 96, 192) kHz.
- Support for an audio master clock.
- Configurable word select period in master mode (separately for I²S-bus input and output).
- Two 8-word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests, controlled by programmable buffer levels. The DMA requests are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for I²S-bus input and I²S-bus output.

7.16.6 C_CAN

Remark: The LPC185x/3x/2x/1x contain two C_CAN controllers.

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C_CAN controller can build powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a high level of reliability.

7.16.6.1 Features

- Conforms to protocol version 2.0 parts A and B.
- Supports bit rate of up to 1 Mbit/s.
- Supports 32 Message Objects.
- Each Message Object has its own identifier mask.
- Provides programmable FIFO mode (concatenation of Message Objects).
- Provides maskable interrupts.
- Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN applications.
- Provides programmable loop-back mode for self-test operation.

32-bit ARM Cortex-M3 microcontroller

- Dedicated battery power supply pin.
- RTC power supply is isolated from the rest of the chip.
- Calibration counter allows adjustment to better than ±1 sec/day with 1 sec resolution.
- Periodic interrupts can be generated from increments of any field of the time registers.
- Alarm interrupt can be generated for a specific date/time.

7.19.2 Event monitor/recorder

The event monitor/recorder allows recording and creating a time stamp of events related to the WAKEUP pins. Sensors report changes to the state of the WAKEUP pins, and the event monitor/recorder stores records of such events. The event recorder can be powered by the backup battery.

The event monitor/recorder can monitor the integrity of the device and record any tampering events.

7.19.2.1 Features

- Supports three digital event inputs in the VBAT power domain.
- An event is defined as a level change at the digital event inputs.
- For each event channel, two timestamps mark the first and the last occurrence of an event. Each channel also has a dedicated counter tracking the total number of events. Timestamp values are taken from the RTC.
- Runs in VBAT power domain, independent of system power supply. The event/recorder/monitor can therefore operate in Deep power-down mode.
- Low power consumption.
- Interrupt available if system is running.
- A qualified event can be used as a wake-up trigger.
- State of event interrupts accessible by software through GPIO.

7.19.3 Alarm timer

The alarm timer is a 16-bit timer and counts down at 1 kHz from a preset value generating alarms in intervals of up to 1 min. The counter triggers a status bit when it reaches 0x00 and asserts an interrupt, if enabled.

The alarm timer is part of the RTC power domain and can be battery powered.

7.20 System control

7.20.1 Configuration registers (CREG)

The following settings are controlled in the configuration register block:

- BOD trip settings
- Oscillator output
- DMA-to-peripheral muxing
- Ethernet mode
- Memory mapping

32-bit ARM Cortex-M3 microcontroller

There are three levels of the Code Read Protection:

- In level CRP1, access to the chip via the JTAG is disabled. Partial flash updates are allowed (excluding flash sector 0) using a limited set of the ISP commands. This level is useful when CRP is required and flash field updates are needed. CRP1 does prevent the user code from erasing all sectors.
- In level CRP2, access to the chip via the JTAG is disabled. Only a full flash erase and update using a reduced set of the ISP commands is allowed.
- In level CRP3, any access to the chip via the JTAG pins or the ISP is disabled. This
 mode also disables the ISP override using P2_7 pin. If necessary, the application
 code must provide a flash update mechanism using the IAP calls or using the
 reinvoke ISP command to enable flash update via USART0. See Table 5.

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

7.21 Emulation and debugging

Debug and trace functions are integrated into the ARM Cortex-M3. Serial wire debug and trace functions are supported in addition to a standard JTAG debug and parallel trace functions. The ARM Cortex-M3 is configured to support up to eight breakpoints and four watch points.

32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
I _{OL}	LOW-level output current	V _{OL} = 0.4 V		6	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[10]	-	-	87	mA
I _{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[10]	-	-	77	mA
I _{pd}	pull-down current	V ₁ = 5 V	<u>[12]</u> [13] [14]	-	93	-	μΑ
I _{pu}	pull-up current	V _I = 0 V	[12] [13] [14]	-	-62	-	μΑ
		$V_{DD(IO)}$ < $V_I \le 5 V$		-	10	-	μA
R _s	series resistance	on I/O pins with analog function; analog function enabled			200		Ω
I/O pins - hig	gh drive strength					i	
CI	input capacitance			-	-	5.2	pF
ILL	LOW-level leakage current	V _I = 0 V; on-chip pull-up resistor disabled		-	3	-	nA
I _{OZ}	OFF-state output current	$V_O = 0 V$ to $V_{DD(IO)}$; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
VI	input voltage	pin configured to provide a digital function;					
		$V_{DD(IO)} \ge 2.4 \text{ V}$		0	-	5.5	V
		$V_{DD(IO)} = 0 V$		0	-	3.6	V
Vo	output voltage	output active		0	-	V _{DD(IO)}	V
V _{IH}	HIGH-level input voltage			$0.7 \times V_{DD(IO)}$	-	5.5	V
V _{IL}	LOW-level input voltage			0	-	$0.3 \times V_{DD(IO)}$	V
V _{hys}	hysteresis voltage			$0.1 \times V_{DD(IO)}$	-	-	V
I _{pd}	pull-down current	$V_{I} = V_{DD(IO)}$	[12] [13] [14]	-	62	-	μΑ
I _{pu}	pull-up current	V ₁ = 0 V	[12] [13] [14]	-	-62	-	μΑ
		$V_{DD(IO)}$ < $V_I \le 5 V$		-	10	-	μA

Table 11. Static characteristics ... continued $T_{orb} = -40$ °C to +105 °C, unless otherwise specified.

32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
I _{OL}	LOW-level output current	V _{OL} = 0.4 V		8	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[10]	-	-	86	mA
I _{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[10]	-	-	76	mA
I _{pd}	pull-down current	$V_{I} = V_{DD(IO)}$	[12] [13] [14]	-	62	-	μA
I _{pu}	pull-up current	V ₁ = 0 V	[12] [13] [14]	-	-62	-	μΑ
Open-drain	l ² C0-bus pins	$V_{DD(IO)} < V_I \le 5 V$		-	0	-	μA
-				0.7 ×			V
V _{IH}	HIGH-level input voltage			V _{DD(IO)}	-	-	v
V _{IL}	LOW-level input voltage			0	0.14	$0.3 \times V_{DD(IO)}$	V
V _{hys}	hysteresis voltage			$0.1 \times V_{DD(IO)}$	-	-	V
V _{OL}	LOW-level output voltage	I _{OLS} = 3 mA		-	-	0.4	V
l _{LI}	input leakage current	$V_{I} = V_{DD(IO)}$	[11]	-	4.5	-	μA
		V _I = 5 V		-	-	10	μA
Oscillator pi	ins						
V _{i(XTAL1)}	input voltage on pin XTAL1			-0.5	-	1.2	V
V _{o(XTAL2)}	output voltage on pin XTAL2			-0.5	-	1.2	V
C _{io}	input/output capacitance		[15]	-	-	0.8	pF
USB0 pins ^{[1}	<u>6]</u>						
VI	input voltage	on pins USB0_DP; USB0_DM; USB0_VBUS					
		$V_{DD(IO)} \ge 2.4 \text{ V}$		0	-	5.5	V
		$V_{DD(IO)} = 0 V$		0	-	3.6	V
R _{pd}	pull-down resistance	on pin USB0_VBUS		48	64	80	kΩ
V _{IC}	common-mode input	high-speed mode		-50	200	500	mV
	voltage	full-speed/low-speed mode		800	-	2500	mV
		chirp mode		-50	-	600	mV
V _{i(dif)}	differential input voltage			100	400	1100	mV
USB1 pins (USB1_DP/USB1_DM) ^[16]	· · · · · · · · · · · · · · · · · · ·		-			
I _{OZ}	OFF-state output current	0 V < V _I < 3.3 V	[16]	-	-	±10	μA


Table 11. Static characteristics ... continued


Product data sheet

LPC185X_3X_2X_1X

© NXP B.V. 2016. All rights reserved.

32-bit ARM Cortex-M3 microcontroller






NXP Semiconductors


LPC185x/3x/2x/1x


32-bit ARM Cortex-M3 microcontroller




002aah424 25 _I I_{DD(REG)(3V3)}/I_{BAT} (μA) 20 15 10 IBAT IDD(REG)(3V3) 5 0 60 80 100 temperature (°C) -20 0 20 120 -40 40 Conditions: $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3 \text{ V}. V_{BAT} =$ V_{DD(REG)(3V3)} + 0.4 V.

Fig 16. Typical supply current versus temperature in Deep power-down mode





Conditions: V_{BAT} = 3.6 V. $V_{DD(REG)(3V3)}$ not present.



32-bit ARM Cortex-M3 microcontroller

11.7 GPCLKIN

Table 22. Dynamic characteristic: GPCLKIN

 $T_{amb} = 25 \ ^{\circ}C; 2.4 \ V \le V_{DD(REG)(3V3)} \le 3.6 \ V$

Symbol	Parameter	Min	Тур	Мах	Unit
GP_CLKIN	input frequency	-	-	25	MHz

11.8 I/O pins


Table 23. Dynamic characteristic: I/O pins^[1]

 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}; 2.7 \text{ V} \le V_{DD(IO)} \le 3.6 \text{ V}.$

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Standard	I I/O pins - no	ormal drive strength		1			
t _r	rise time	pin configured as output; EHS = 1	[2][3]	1.0	-	2.5	ns
t _f	fall time	pin configured as output; EHS = 1	[2][3]	0.9	-	2.5	ns
t _r	rise time	pin configured as output; EHS = 0	[2][3]	1.9	-	4.3	ns
t _f	fall time	pin configured as output; EHS = 0	[2][3]	1.9	-	4.0	ns
t _r	rise time	pin configured as input	[4]	0.3	-	1.3	ns
t _f	fall time	pin configured as input	[4]	0.2	-	1.2	ns
I/O pins	- high drive s	trength		4			
t _r	rise time	pin configured as output; standard drive mode (EHD = 0x0)	[2][5]	4.3	-	7.9	ns
t _f	fall time	pin configured as output; standard drive mode (EHD = 0x0)	[2][5]	4.7	-	8.7	ns
t _r	rise time	pin configured as output; medium drive mode (EHD = 0x1)	[2][5]	3.2	-	5.7	ns
t _f	fall time	pin configured as output; medium drive mode (EHD = 0x1)	[2][5]	3.2	-	5.5	ns
t _r	rise time	pin configured as output; high drive mode (EHD = 0x2)	[2][5]	2.9	-	4.9	ns
t _f	fall time	pin configured as output; high drive mode (EHD = 0x2)	[2][5]	2.5	-	3.9	ns
t _r	rise time	pin configured as output; ultra-high drive mode (EHD = 0x3)	[2][5]	2.8	-	4.7	ns
t _f	fall time	pin configured as output; ultra-high drive mode (EHD = 0x3)	[2][5]	2.4	-	3.4	ns
t _r	rise time	pin configured as input	[4]	0.3	-	1.3	ns
t _f	fall time	pin configured as input	[4]	0.2	-	1.2	ns
I/O pins	- high-speed			1		1	
t _r	rise time	pin configured as output; EHS = 1	[2][3]	350	-	670	ps
t _f	fall time	pin configured as output; EHS = 1	[2][3]	450	-	730	ps
t _r	rise time	pin configured as output; EHS = 0	[2][3]	1.0	-	1.9	ns
t _f	fall time	pin configured as output; EHS = 0	[2][3]	1.0	-	2.0	ns
t _r	rise time	pin configured as input	[4]	0.3	-	1.3	ns
t _f	fall time	pin configured as input	[4]	0.2	-	1.2	ns

[1] Simulated data.

All information provided in this document is subject to legal disclaimers.



32-bit ARM Cortex-M3 microcontroller

11.14 USB interface


Table 31. Dynamic characteristics: USB0 and USB1 pins (full-speed)

 $C_L = 50 \text{ pF}; R_{pu} = 1.5 \text{ k}\Omega \text{ on } D+ \text{ to } V_{DD(IO)}$, unless otherwise specified; $3.0 \text{ V} \le V_{DD(IO)} \le 3.6 \text{ V}$.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t _r	rise time	10 % to 90 %		4.0	-	20.0	ns
t _f	fall time	10 % to 90 %		4.0	-	20.0	ns
t _{FRFM}	differential rise and fall time matching	t _r / t _f		90	-	111.11	%
V _{CRS}	output signal crossover voltage			1.3	-	2.0	V
t _{FEOPT}	source SE0 interval of EOP	see Figure 35		160	-	175	ns
t _{FDEOP}	source jitter for differential transition to SE0 transition	see <u>Figure 35</u>		-2	-	+5	ns
t _{JR1}	receiver jitter to next transition			-18.5	-	+18.5	ns
t _{JR2}	receiver jitter for paired transitions	10 % to 90 %		-9	-	+9	ns
t _{EOPR1}	EOP width at receiver	must reject as EOP; see Figure 35	[1]	40	-	-	ns
t _{EOPR2}	EOP width at receiver	must accept as EOP; see Figure 35	[1]	82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.

Remark: If only USB0 (HS USB) is used, the pins VDDREG and VDDIO can be at different voltages within the operating range but should have the same ramp up time. If USB1(FS USB) is used, the pins VDDREG and VDDIO should be a minimum of 3.0 V and be tied together.



32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
High-spe	ed mode	1					
P _{cons}	power consumption		[2]	-	68	-	mW
I _{DDA(3V3)}	analog supply current (3.3 V)	on pin USB0_VDDA3V3_DRIVER;	[3]				
		total supply current		-	18	-	mA
		during transmit		-	31	-	mA
		during receive		-	14	-	mA
		with driver tri-stated		-	14	-	mA
I _{DDD}	digital supply current			-	7	-	mA
Full-spee	ed/low-speed mode		Į			-	_
P _{cons}	power consumption		[2]	-	15	-	mW
I _{DDA(3V3)}	analog supply current (3.3 V)	on pin USB0_VDDA3V3_DRIVER;					
		total supply current		-	3.5	-	mA
		during transmit		-	5	-	mA
		during receive		-	3	-	mA
		with driver tri-stated		-	3	-	mA
I _{DDD}	digital supply current			-	3	-	mA
Suspend	mode				1		
I _{DDA(3V3)}	analog supply current (3.3 V)			-	24	-	μA
		with driver tri-stated		-	24	-	μA
		with OTG functionality enabled		-	3	-	mA
I _{DDD}	digital supply current			-	30	-	μA
VBUS de	tector outputs				1		
V _{th}	threshold voltage	for VBUS valid		4.4	-	-	V
		for session end		0.2	-	0.8	V
		for A valid		0.8	-	2	V
		for B valid		2	-	4	V
V _{hys}	hysteresis voltage	for session end		-	150	10	mV
		A valid		-	200	10	mV
		B valid		-	200	10	mV

Table 32. Static characteristics: USB0 PHY pins^[1]

[1] Characterized but not implemented as production test.

[2] Total average power consumption.

[3] The driver is active only 20 % of the time.


32-bit ARM Cortex-M3 microcontroller

11.16 SD/MMC

Table 34. Dynamic characteristics: SD/MMC

 $T_{amb} = -40$ °C to +105 °C, 2.4 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V, $C_L = 20$ pF. Simulated values. SAMPLE_DELAY = 0x9, DRV_DELAY = 0x6 in the SDDELAY register sampled at 90 % and 10 % of the signal level, EHS = 1 for SD_CLK pin, EHS = 0 for SD_DATn and SD_CMD pins. Simulated values.

Symbol	Parameter	Conditions	Min	Max	Unit
f _{clk}	clock frequency	on pin SD_CLK; data transfer mode	-	52	MHz
t _{su(D)}	data input set-up time	on pins SD_DATn as inputs	5.2	-	ns
		on pins SD_CMD as inputs	7	-	ns
t _{h(D)}	data input hold time	on pins SD_DATn as inputs	0.2	-	ns
		on pins SD_CMD as inputs	-1	-	ns
t _{d(QV)}	data output valid delay time	on pins SD_DATn as outputs	-	15.7	ns
		on pins SD_CMD as outputs	-	15.9	ns
t _{h(Q)}	data output hold time	on pins SD_DATn as outputs	3.5	-	ns
		on pins SD_CMD as outputs	3.5	-	ns



11.17 LCD


Table 35. Dynamic characteristics: LCD

 $T_{amb} = -40$ °C to 105 °C; 2.4 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V; C_L = 20 pF. Simulated values.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{clk}	clock frequency	on pin LCD_DCLK	-	50	-	MHz
t _{d(QV)}	data output valid delay time		-	-	17	ns
t _{h(Q)}	data output hold time		8.5	-	-	ns

NXP Semiconductors


LPC185x/3x/2x/1x



32-bit ARM Cortex-M3 microcontroller



Remark: If the VBUS function of the USB1 interface is not connected, configure the pin function for GPIO using the function control bits in the SYSCON block.



Remark: In OTG mode, it is important to be able to detect the VBUS level and to charge and discharge VBUS. This requires adding active devices that disconnect the link when VDDIO is not present.