

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, WDT
Number of I/O	49
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136К х 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 4x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TFBGA
Supplier Device Package	100-TFBGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1833jet100e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P1_5	R5	J4	48	65	[2]	N;	I/O	GPIO1[8] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_10</b> — SCTimer/PWM output 10. Match output 3 of timer 3.
							-	R — Function reserved.
							0	<b>EMC_CS0</b> — LOW active Chip Select 0 signal.
							I	<b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
							I/O	SSP1_SSEL — Slave Select for SSP1.
							-	R — Function reserved.
							0	<b>SD_POW</b> — SD/MMC card power monitor output.
P1_6	T4	K4	49	67	[2]	N; PU	I/O	GPIO1[9] — General purpose digital input/output pin.
							Ι	<b>CTIN_5</b> — SCTimer/PWM input 5. Capture input 2 of timer 2.
							-	R — Function reserved.
							0	<b>EMC_WE</b> — LOW active Write Enable signal.
							-	R — Function reserved.
							0	<b>EMC_BLS0</b> — LOW active Byte Lane select signal 0.
							-	R — Function reserved.
							I/O	SD_CMD — SD/MMC command signal.
P1_7	T5	G4	50	69	[2]	N;	I/O	<b>GPIO1[0]</b> — General purpose digital input/output pin.
						PU	I	<b>U1_DSR</b> — Data Set Ready input for UART1.
							0	<b>CTOUT_13</b> — SCTimer/PWM output 13. Match output 3 of timer 3.
							I/O	<b>EMC_D0</b> — External memory data line 0.
							0	<b>USB0_PPWR</b> — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P2_2	M15	F5	84	121	[2]	N;	-	R — Function reserved.
						PU	I/O	<b>U0_UCLK</b> — Serial clock input/output for USART0 in synchronous mode.
							I/O	EMC_A11 — External memory address line 11.
							0	<b>USB0_IND1</b> — USB0 port indicator LED control output 1.
							I/O	GPIO5[2] — General purpose digital input/output pin.
							I	CTIN_6 — SCTimer/PWM input 6. Capture input 1 of timer 3.
							I	T3_CAP2 — Capture input 2 of timer 3.
							0	<b>EMC_CS1</b> — LOW active Chip Select 1 signal.
P2_3	J12	D8	87	127	[3]	N;	-	R — Function reserved.
						PU	I/O	<b>I2C1_SDA</b> — $I^2C1$ data input/output (this pin does not use a specialized $I^2C$ pad).
					O U3_TXD — Transmitter of ISP mode. I CTIN_1 — SCTimer/PWI Capture input 1 of timer 2	<b>U3_TXD</b> — Transmitter output for USART3. See <u>Table 4</u> for ISP mode.		
							I	<b>CTIN_1</b> — SCTimer/PWM input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
							I/O	GPIO5[3] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT0 — Match output 0 of timer 3.
							O USB0 pump be dri power	<b>USB0_PPWR</b> — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
P2_4	K11	D9	88	128	[3]	N;	-	R — Function reserved.
						PU	I/O	<b>I2C1_SCL</b> — $I^2C1$ clock input/output (this pin does not use a specialized $I^2C$ pad).
							I	<b>U3_RXD</b> — Receiver input for USART3. See <u>Table 4</u> for ISP mode.
							I	<b>CTIN_0</b> — SCTimer/PWM input 0. Capture input 0 of timer 0, 1, 2, 3.
							I/O	GPIO5[4] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT1 — Match output 1 of timer 3.
							I	<b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M3 microcontroller

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P2_8	J16	C6	98	140	[2]	N;	-	<b>R</b> — Function reserved. External boot pin (see <u>Table 5</u> )
						PU	0	<b>CTOUT_0</b> — SCTimer/PWM output 0. Match output 0 of timer 0.
							I/O	<b>U3_DIR</b> — RS-485/EIA-485 output enable/direction control for USART3.
							I/O	EMC_A8 — External memory address line 8.
							I/O	<b>GPIO5[7]</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_9	H16	B10	102	144	[2]	N; PU	I/O	<b>GPIO1[10]</b> — General purpose digital input/output pin. External boot pin (see <u>Table 5</u> ).
							0	<b>CTOUT_3</b> — SCTimer/PWM output 3. Match output 3 of timer 0.
							I/O	U3_BAUD — Baud pin for USART3.
					I/O         EMC           -         R — F           -         R — F	EMC_A0 — External memory address line 0.		
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_10	G16	E8	104	146	[2]	N;	I/O	<b>GPIO0[14]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_2</b> — SCTimer/PWM output 2. Match output 2 of timer 0.
							0	<b>U2_TXD</b> — Transmitter output for USART2.
							I/O	<b>EMC_A1</b> — External memory address line 1.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_11	F16	A9	105	148	[2]	N;	I/O	<b>GPIO1[11]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_5</b> — SCTimer/PWM output 5. Match output 3 of timer 3.
							I	<b>U2_RXD</b> — Receiver input for USART2.
							I/O	<b>EMC_A2</b> — External memory address line 2.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

#### Table 3. Pin description ...continued

LPC185X\_3X\_2X\_1X

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P7_2	A16	-	115	165	[2]	N;	I/O	GPIO3[10] — General purpose digital input/output pin.
						PU	I	CTIN_4 — SCTimer/PWM input 4. Capture input 2 of timer 1.
						I/O I	<b>I2S0_TX_SDA</b> — $I^2S$ transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I</i> <sup>2</sup> <i>S</i> - <i>bus specification</i> .	
							0	LCD_VD18 — LCD data.
							0	LCD_VD6 — LCD data.
							-	R — Function reserved.
							I	U2_RXD — Receiver input for USART2.
							-	R — Function reserved.
P7_3	C13	-	117	167	167 <u>[2]</u>	N;	I/O	<b>GPIO3[11]</b> — General purpose digital input/output pin.
						PU	I CTIN_3 — SCTimer/PWM input 3. Capture inp	CTIN_3 — SCTimer/PWM input 3. Capture input 1 of timer 1.
						- <b>R</b> — Function reserved.	R — Function reserved.	
					0 LCD_VD17 — LC	LCD_VD17 — LCD data.		
							0	LCD_VD5 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P7_4	C8	-	132	189	[5]	N;	I/O	<b>GPIO3[12]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_13</b> — SCTimer/PWM output 13. Match output 3 of timer 3.
							-	R — Function reserved.
							0	LCD_VD16 — LCD data.
							0	LCD_VD4 — LCD data.
							0	TRACEDATA[0] — Trace data, bit 0.
							-	R — Function reserved.
							-	R — Function reserved.
							AI	<b>ADC0_4</b> — ADC0 and ADC1, input channel 4. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M3 microcontroller

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P8_0	E5	-	-	2	[3]	N;	I/O	GPIO4[0] — General purpose digital input/output pin.
						PU	I	<b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
							-	R — Function reserved.
							I	MCI2 — Motor control PWM channel 2, input.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	T0_MAT0 — Match output 0 of timer 0.
P8_1	H5	-	-	34	[3]	N;	I/O	GPIO4[1] — General purpose digital input/output pin.
						PU	0	USB0_IND1 — USB0 port indicator LED control output 1.
							-	R — Function reserved.
							I	MCI1 — Motor control PWM channel 1, input.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	T0_MAT1 — Match output 1 of timer 0.
P8_2	K4	-	-	36	[3]	N;	l; I/O <b>(</b>	<b>GPIO4[2]</b> — General purpose digital input/output pin.
						PU	0	<b>USB0_IND0</b> — USB0 port indicator LED control output 0.
							-	R — Function reserved.
							I	MCI0 — Motor control PWM channel 0, input.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	<b>T0_MAT2</b> — Match output 2 of timer 0.
P8_3	J3	-	-	37	[2]	N;	I/O	<b>GPIO4[3]</b> — General purpose digital input/output pin.
						PU	I/O	<b>USB1_ULPI_D2</b> — ULPI link bidirectional data line 2.
							-	R — Function reserved.
							0	LCD_VD12 — LCD data.
							0	LCD_VD19 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	T0_MAT3 — Match output 3 of timer 0.

 Table 3.
 Pin description ...continued

LPC185X\_3X\_2X\_1X

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
PC_3	F5	-	-	11	[5]	N;	I/O	USB1_ULPI_D5 — ULPI link bidirectional data line 5.
						PU	-	R — Function reserved.
							0	<b>U1_RTS</b> — Request to Send output for UART1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART1.
							0	ENET_TXD3 — Ethernet transmit data 3 (MII interface).
							I/O	GPIO6[2] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							0	<b>SD_VOLT1</b> — SD/MMC bus voltage select output 1.
							AI	<b>ADC1_0</b> — ADC1 and ADC0, input channel 0. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PC_4	PC_4 F4 1	16	[2]	N;	-	R — Function reserved.		
						PU	I/O	USB1_ULPI_D4 — ULPI link bidirectional data line 4.
							-	R — Function reserved.
								<b>ENET_TX_EN</b> — Ethernet transmit enable (RMII/MII interface).
							I/O	<b>GPIO6[3]</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							I	T3_CAP1 — Capture input 1 of timer 3.
							I/O	<b>SD_DAT0</b> — SD/MMC data bus line 0.
PC_5	G4	-	-	20	[2]	N;	-	R — Function reserved.
						PU	I/O	<b>USB1_ULPI_D3</b> — ULPI link bidirectional data line 3.
							-	R — Function reserved.
							0	<b>ENET_TX_ER</b> — Ethernet Transmit Error (MII interface).
							I/O	<b>GPIO6[4]</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							I	T3_CAP2 — Capture input 2 of timer 3.
							I/O	<b>SD_DAT1</b> — SD/MMC data bus line 1.
PC_6	H6	-	-	22	[2]	N;	-	R — Function reserved.
						PU	I/O	<b>USB1_ULPI_D2</b> — ULPI link bidirectional data line 2.
							-	R — Function reserved.
							I	<b>ENET_RXD2</b> — Ethernet receive data 2 (MII interface).
							I/O	GPIO6[5] — General purpose digital input/output pin.
							-	R — Function reserved.
							I	T3_CAP3 — Capture input 3 of timer 3.
							I/O	SD_DAT2 — SD/MMC data bus line 2.

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M3 microcontroller

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
PE_7	F15	-	-	149	[2]	N;	-	R — Function reserved.
						PU	0	<b>CTOUT_5</b> — SCTimer/PWM output 5. Match output 3 of timer 3.
							I	U1_CTS — Clear to Send input for UART1.
							I/O	EMC_D26 — External memory data line 26.
							I/O	GPIO7[7] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_8	F14	-	-	150	[2]	N;	-	R — Function reserved.
					PU	0	<b>CTOUT_4</b> — SCTimer/PWM output 4. Match output 3 of timer 3.	
							I	<b>U1_DSR</b> — Data Set Ready input for UART1.
							I/O	EMC_D27 — External memory data line 27.
							I/O	GPIO7[8] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_9	E16	-	-	152	[2]	N;	-	R — Function reserved.
						PU	I	CTIN_4 — SCTimer/PWM input 4. Capture input 2 of timer 1.
							I	U1_DCD — Data Carrier Detect input for UART1.
							I/O	EMC_D28 — External memory data line 28.
							I/O	<b>GPIO7[9]</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_10	E14	-	-	154	[2]	N;	-	R — Function reserved.
						PU	I	<b>CTIN_3</b> — SCTimer/PWM input 3. Capture input 1 of timer 1.
							0	<b>U1_DTR</b> — Data Terminal Ready output for UART1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART1.
							I/O	<b>EMC_D29</b> — External memory data line 29.
							I/O	<b>GPIO7[10]</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

LPC185X\_3X\_2X\_1X

Pin name	3GA256	BGA100	QFP144	2FP208		eset state	be	Description
	<b>Ľ</b>	Ë	Ľ	<b>1</b> 70	[2]	ΨΞ	È	P. Evention reconved
PF_3	EIU	-	-	170	<u>[_]</u>	N; PU	-	R — Function reserved.
								SSB0 MOSL Moster Out Slove in for SSB0
							1/0	SSFU_MOSI — Mastel Out Slave III for SSFU.
							R — Function reserved.	
							1/0	GPIO7[18] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
	<b>D</b> 40	1.1.4	100	470	[2]		-	R — Function reserved.
PF_4	D10	H4	120	172	[2]	OL; PU	1/0	SSP1_SCK — Serial clock for SSP1.
								GP_CLKIN — General-purpose clock input to the CGU.
							0	IRACECLK — Irace clock.
				- <b>R</b> — Fund	R — Function reserved.			
				-	R — Function reserved.			
							-	R — Function reserved.
							0	I2S0_TX_MCLK — I <sup>2</sup> S transmit master clock.
							1/0	<b>I2S0_RX_SCK</b> — I <sup>2</sup> S receive clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the $I^2S$ -bus specification.
PF_5	E9	-	-	190	[5]	N;	-	R — Function reserved.
						PU	I/O	<b>U3_UCLK</b> — Serial clock input/output for USART3 in synchronous mode.
							I/O	SSP1_SSEL — Slave Select for SSP1.
							0	TRACEDATA[0] — Trace data, bit 0.
							I/O	GPI07[19] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							AI	<b>ADC1_4</b> — ADC1 and ADC0, input channel 4. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M3 microcontroller

### 7. Functional description

### 7.1 Architectural overview

The ARM Cortex-M3 includes three AHB-Lite buses: the system bus, the I-code bus, and the D-code bus. The I-code and D-code core buses allow for concurrent code and data accesses from different slave ports.

The LPC185x/3x/2x/1x use a multi-layer AHB matrix to connect the ARM Cortex-M3 buses and other bus masters to peripherals. Flexible connections allow different bus masters to access peripherals that are on different slave ports of the matrix simultaneously.

### 7.2 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and low-power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware division, hardware single-cycle multiply, interruptable/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller with wake-up interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the Cortex-M3 Technical Reference Manual.

### 7.3 System Tick timer (SysTick)

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a 10 ms interval.

LPC185X\_3X\_2X\_1X

#### 32-bit ARM Cortex-M3 microcontroller

- Read and write buffers to reduce latency and to improve performance.
- 8/16/32 data and 24 address lines-wide static memory support.
- 16-bit and 32-bit wide chip select SDRAM memory support.
- Static memory features include:
  - Asynchronous page mode read.
  - Programmable Wait States.
  - Bus turnaround delay.
  - Output enable and write enable delays.
  - Extended wait.
- Four chip selects for synchronous memory and four chip selects for static memory devices.
- Power-saving modes dynamically control CKE and CLKOUT to SDRAMs.
- Software-controlled dynamic memory self-refresh mode.
- Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row address synchronous memory parts. Those are typically 512 MB, 256 MB, and 128 MB parts.
- Separate reset domains allow auto-refresh through a chip reset if desired.

Note: Synchronous static memory devices (synchronous burst mode) are not supported.

#### 7.15.6 High-speed USB Host/Device/OTG interface (USB0)

**Remark:** USB0 is available on the following parts: LPC185x, LPC183x, LPC182x. USB0 is not available on the LPC181x parts.

The USB OTG module allows the part to connect directly to a USB host such as a PC (in device mode) or to a USB device in host mode.

#### 7.15.6.1 Features

- On-chip UTMI+ compliant high-speed transceiver (PHY).
- Complies with Universal Serial Bus specification 2.0.
- Complies with USB On-The-Go supplement.
- Complies with Enhanced Host Controller Interface Specification.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals.
- Supports all full-speed USB-compliant peripherals.
- Supports software Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for OTG peripherals.
- Supports interrupts.
- Supports Start Of Frame (SOF) frame length adjust.
- This module has its own, integrated DMA engine.
- USB interface electrical test software included in ROM USB stack.

32-bit ARM Cortex-M3 microcontroller



### 10.2 Peripheral power consumption

The typical power consumption at T = 25  $^{\circ}$ C for each individual peripheral is measured as follows:

- 1. Enable all branch clocks and measure the current I<sub>DD(REG)(3V3)</sub>.
- 2. Disable the branch clock to the peripheral to be measured and keep all other branch clocks enabled.
- 3. Calculate the difference between measurement 1 and 2. The result is the peripheral power consumption.

able 12. Periphera	I power consumption
--------------------	---------------------

Peripheral	Branch clock	I <sub>DD(REG)(3V3)</sub> in mA						
		Branch clock frequency = 48 MHz	Branch clock frequency = 96 MHz					
I2C1	CLK_APB3_I2C1	0.01	0.01					
I2C0	CLK_APB1_I2C0	< 0.01	0.02					
DAC	CLK_APB3_DAC	0.01	0.02					
ADC0	CLK_APB3_ADC0	0.07	0.07					
ADC1	CLK_APB3_ADC1	0.07	0.07					
CAN0	CLK_APB3_CAN0	0.17	0.17					
CAN1	CLK_APB1_CAN1	0.16	0.15					
MOTOCON	CLK_APB1_MOTOCON	0.04	0.04					
12S	CLK_APB1_I2S	0.09	0.08					
SPIFI	CLK_SPIFI, CLK_M3_SPIFI	1.14	2.29					
GPIO	CLK_M3_GPIO	0.72	1.43					

LPC185X\_3X\_2X\_1X

Product data sheet

© NXP B.V. 2016. All rights reserved.

### 32-bit ARM Cortex-M3 microcontroller

#### Table 12. Peripheral power consumption

Peripheral	Branch clock	I <sub>DD(REG)(3V3)</sub> in mA	I <sub>DD(REG)(3V3)</sub> in mA				
		Branch clock frequency = 48 MHz	Branch clock frequency = 96 MHz				
LCD	CLK_M3_LCD	0.91	1.82				
ETHERNET	CLK_M3_ETHERNET	1.06	2.15				
UART0	CLK_M3_UART0, CLK_APB0_UART0	0.24	0.43				
UART1	CLK_M3_UART1, CLK_APB0_UART1	0.24	0.43				
UART2	CLK_M3_UART2, CLK_APB2_UART2	0.26	0.5				
UART3	CLK_M3_USART3, CLK_APB2_UART3	0.27	0.45				
TIMER0	CLK_M3_TIMER0	0.08	0.15				
TIMER1	CLK_M3_TIMER1	0.09	0.15				
TIMER2	CLK_M3_TIMER2	0.1	0.19				
TIMER3	CLK_M3_TIMER3	0.08	0.16				
SDIO	CLK_M3_SDIO, CLK_SDIO	0.66	1.17				
SCTimer/PWM	CLK_M3_SCT	0.66	1.3				
SSP0	CLK_M3_SSP0, CLK_APB0_SSP0	0.13	0.23				
SSP1	CLK_M3_SSP1, CLK_APB2_SSP1	0.14	0.27				
DMA	CLK_M3_DMA	1.81	3.61				
WWDT	CLK_M3_WWDT	0.03	0.09				
QEI	CLK_M3_QEI	0.28	0.55				
USB0	CLK_M3_USB0, CLK_USB0	1.9	3.9				
USB1	CLK_M3_USB1, CLK_USB1	3.02	5.69				
RITIMER	CLK_M3_RITIMER	0.05	0.1				
EMC	CLK_M3_EMC, CLK_M3_EMC_DIV	3.94	7.95				
SCU	CLK_M3_SCU	0.1	0.21				
CREG	CLK_M3_CREG	0.35	0.7				
Flash bank A	CLK_M3_FLASHA	1.47	2.97				
Flash bank B	CLK_M3_FLASHB	1.4	2.84				

### 32-bit ARM Cortex-M3 microcontroller

#### Table 27. Dynamic characteristics: SSP pins in SPI mode

 $T_{amb} = -40$  °C to +105 °C; 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V;  $C_L = 20$  pF; sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
t <sub>d</sub>	delay time	continuous transfer mode		-	$0.5  imes T_{cy(clk)}$	-	ns
		SPI mode; CPOL = 0; CPHA = 0					
		SPI mode; CPOL = 0; CPHA = 1		-	n/a	-	ns
		SPI mode; CPOL = 1; CPHA = 0		-	$0.5\times T_{cy(clk)}$	-	ns
		SPI mode; CPOL = 1; CPHA = 1		-	n/a	-	ns
		synchronous serial frame mode		-	T <sub>cy(clk)</sub>	-	ns
		microwire frame format		-	n/a	-	ns
SSP slav	e						
PCLK	Peripheral clock frequency			-	-	180	MHz
T <sub>cy(clk)</sub>	clock cycle time		[2]	1/(11 × 10 <sup>6</sup> )	-	-	S
t <sub>DS</sub>	data set-up time	in SPI mode		1.5	-	-	ns
t <sub>DH</sub>	data hold time	in SPI mode		2	-	-	ns
t <sub>v(Q)</sub>	data output valid time	in SPI mode		-	-	[4 × (1/PCLK)] + 1	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode		4.5	-	-	ns
t <sub>lead</sub>	lead time	continuous transfer mode SPI mode; CPOL = 0; CPHA = 0		T <sub>cy(clk)</sub>	-	-	ns
		SPI mode; CPOL = 0; CPHA = 1		$0.5  imes T_{cy(clk)}$	-	-	ns
		SPI mode; CPOL = 1; CPHA = 0		T <sub>cy(clk)</sub>	-	-	ns
		SPI mode; CPOL = 1; CPHA = 1		$0.5 \times T_{\text{cy(clk)}}$	-	-	ns
		synchronous serial frame mode		$0.5  imes T_{cy(clk)}$	-	-	ns
		microwire frame format		T <sub>cy(clk)</sub>	-	-	ns

### 32-bit ARM Cortex-M3 microcontroller

#### Table 27. Dynamic characteristics: SSP pins in SPI mode

 $T_{amb} = -40 \degree C$  to +105  $\degree C$ ; 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V;  $C_L = 20 \text{ pF}$ ; sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>lag</sub>	lag time	continuous transfer mode	0.5 x T <sub>cy(clk)</sub> + 1.5	-	-	ns
		SPI mode; CPOL = 0; CPHA = $0$				
		SPI mode; CPOL = 0; CPHA = 1	$T_{cy(clk)}$ + 1.5	-	-	ns
		SPI mode; CPOL = 1; CPHA = 0	$0.5  imes T_{cy(clk)} + 1.5$	-	-	ns
		SPI mode; CPOL = 1; CPHA = 1	$T_{cy(clk)}$ + 1.5	-	-	ns
		synchronous serial frame mode	$T_{cy(clk)}$ + 1.5	-	-	ns
		microwire frame format	$0.5 \times T_{cy(clk)}$	-	-	ns
t <sub>d</sub>	delay time	continuous transfer mode	-	$0.5\times T_{cy(clk)}$	-	ns
		SPI mode; CPOL = 0; CPHA = $0$				
		SPI mode; CPOL = 0; CPHA = 1	-	n/a	-	ns
		SPI mode; CPOL = 1; CPHA = 0	-	$0.5 \times T_{\text{cy(clk)}}$	-	ns
		SPI mode; CPOL = 1; CPHA = 1	-	n/a	-	ns
		synchronous serial frame mode	-	T <sub>cy(clk)</sub>	-	ns
		microwire frame format	-	n/a	-	ns

[1]  $T_{cy(clk)} = (SSPCLKDIV \times (1 + SCR) \times CPSDVSR) / f_{main}$ . The clock cycle time derived from the SPI bit rate  $T_{cy(clk)}$  is a function of the main clock frequency  $f_{main}$ , the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).

$$\label{eq:constraint} \begin{split} [2] \quad T_{cy(clk)} \geq 12 \times T_{cy(PCLK)}. \end{split}$$

#### 32-bit ARM Cortex-M3 microcontroller

#### Table 29. Dynamic characteristics: Dynamic external memory interface

Simulated data over temperature and process range;  $C_L = 10 \text{ pF}$  for  $\overline{EMC_DYCSn}$ ,  $\overline{EMC_RAS}$ ,  $\overline{EMC_CAS}$ ,  $\overline{EMC_WE}$ , EMC\_An;  $C_L = 9 \text{ pF}$  for EMC\_Dn;  $C_L = 5 \text{ pF}$  for EMC\_DQMOUTN, EMC\_CLKN, EMC\_CKEOUTN;  $T_{amb} = -40 \text{ °C}$  to +105 °C;  $2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}$ ;  $V_{DD(IO)} = 3.3 \text{ V} \pm 10 \text{ %}$ ; RD = 1 (see LPC18xx User manual); EMC\_CLKn delays  $CLK0\_DELAY = CLK1\_DELAY = CLK2\_DELAY = CLK3\_DELAY = 0.$ 

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>cy(clk)</sub>	clock cycle time	8.4	-	-	ns
Common to	read and write cycles		1		1
t <sub>d(DYCSV)</sub>	dynamic chip select valid delay time	-	$3.1 + 0.5 \times T_{cy(clk)}$	$5.1 + 0.5 \times T_{cy(clk)}$	ns
t <sub>h(DYCS)</sub>	dynamic chip select hold time	$0.3 + 0.5 \times T_{cy(clk)}$	$0.9 + 0.5 \times T_{cy(clk)}$	-	ns
t <sub>d(RASV)</sub>	row address strobe valid delay time	-	$3.1 + 0.5 \times T_{cy(clk)}$	$4.9 + 0.5 \times T_{cy(clk)}$	ns
t <sub>h(RAS)</sub>	row address strobe hold time	$0.5 + 0.5 \times T_{cy(clk)}$	$1.1 + 0.5 \times T_{cy(clk)}$	-	ns
t <sub>d(CASV)</sub>	column address strobe valid delay time	-	$2.9 + 0.5 \times T_{cy(clk)}$	$4.6 + 0.5 \times T_{cy(clk)}$	ns
t <sub>h(CAS)</sub>	column address strobe hold time	$0.3 + 0.5 \times T_{cy(clk)}$	$0.9 + 0.5 \times T_{cy(clk)}$	-	ns
t <sub>d(WEV)</sub>	write enable valid delay time	-	$3.2 + 0.5 \times T_{cy(clk)}$	$5.9 + 0.5 \times T_{cy(clk)}$	ns
t <sub>h(WE)</sub>	write enable hold time	$1.3 + 0.5 \times T_{cy(clk)}$	$1.4 + 0.5 \times T_{cy(clk)}$	-	ns
t <sub>d(DQMOUTV)</sub>	DQMOUT valid delay time	-	$3.1 + 0.5 \times T_{cy(clk)}$	$5.0 + 0.5 \times T_{cy(clk)}$	ns
t <sub>h(DQMOUT)</sub>	DQMOUT hold time	$0.2 + 0.5 \times T_{cy(clk)}$	$0.8 + 0.5 \times T_{cy(clk)}$	-	ns
t <sub>d(AV)</sub>	address valid delay time	-	$3.8 + 0.5 \times T_{cy(clk)}$	$6.3 + 0.5 \times T_{cy(clk)}$	ns
t <sub>h(A)</sub>	address hold time	$0.3 + 0.5 \times T_{cy(clk)}$	$0.9 + 0.5 \times T_{cy(clk)}$	-	ns
t <sub>d(CKEOUTV)</sub>	CKEOUT valid delay time	-	$3.1 + 0.5 \times T_{cy(clk)}$	$5.1 + 0.5  imes T_{cy(clk)}$	ns
t <sub>h(CKEOUT)</sub>	CKEOUT hold time	$0.5\times T_{cy(clk)}$	$0.7 + 0.5 \times T_{cy(clk)}$	-	ns
Read cycle	parameters				
t <sub>su(D)</sub>	data input set-up time	-1.5	-0.5	-	ns
t <sub>h(D)</sub>	data input hold time	2.2	0.8	-	ns
Write cycle	parameters				
t <sub>d(QV)</sub>	data output valid delay time	-	$3.8 + 0.5 \times T_{cy(clk)}$	$6.2 + 0.5 \times T_{cy(clk)}$	ns
t <sub>h(Q)</sub>	data output hold time	$0.5 \times T_{cy(clk)}$	$0.7 + 0.5 \times T_{cy(clk)}$	-	ns

Table 30. Dynamic characteristics: Dynamic external memory interface; EMC\_CLK[3:0] delay values  $T_{amb} = -40 \text{ °C to } 105 \text{ °C}; V_{DD/D} = 3.3 \text{ V} \pm 10 \text{ %}; 2.4 \text{ V} \leq V_{DD/REGV3V3} \leq 3.6 \text{ V}.$ 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t <sub>d</sub>	delay time	delay value	<u>[1]</u>				
		CLKn_DELAY = 0		0.0	0.0	0.0	ns
		CLKn_DELAY = 1	[1]	0.4	0.5	0.8	ns
		CLKn_DELAY = 2	[1]	0.7	1.0	1.7	ns
		CLKn_DELAY = 3	[1]	1.1	1.6	2.5	ns
		CLKn_DELAY = 4	[1]	1.4	2.0	3.3	ns
		CLKn_DELAY = 5	[1]	1.7	2.6	4.1	ns
		CLKn_DELAY = 6	[1]	2.1	3.1	4.9	ns
		CLKn_DELAY = 7	[1]	2.5	3.6	5.8	ns

[1] Program the EMC\_CLKn delay values in the EMCDELAYCLK register (see the LPC18xx User manual). The delay values must be the same for all SDRAM clocks EMC\_CLKn: CLK0\_DELAY = CLK1\_DELAY = CLK2\_DELAY = CLK3\_DELAY.

### 32-bit ARM Cortex-M3 microcontroller

### 11.15 Ethernet

#### Table 33. Dynamic characteristics: Ethernet

 $T_{amb} = -40 \text{ °C to} + 105 \text{ °C}, 2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}; 2.7 \text{ V} \le V_{DD(IO)} \le 3.6 \text{ V}.$  Values guaranteed by design.

Symbol	Parameter	Conditions		Min	Max	Unit
RMII mo	de				4	
f <sub>clk</sub>	clock frequency	for ENET_RX_CLK	[1]	-	50	MHz
$\delta_{\text{clk}}$	clock duty cycle		[1]	50	50	%
t <sub>su</sub>	set-up time	for ENET_TXDn, ENET_TX_EN, I1 ENET_RXDn, ENET_RX_ER, ENET_RX_DV		4	-	ns
t <sub>h</sub>	hold time	for ENET_TXDn, ENET_TX_EN, [1] ENET_RXDn, ENET_RX_ER, ENET_RX_DV		2	-	ns
MII mode	)					
f <sub>clk</sub>	clock frequency	for ENET_TX_CLK	[1]	-	25	MHz
$\delta_{\text{clk}}$	clock duty cycle		<u>[1]</u>	50	50	%
t <sub>su</sub>	set-up time	for ENET_TXDn, ENET_TX_EN, ENET_TX_ER	[1][2]	4	-	ns
t <sub>h</sub>	hold time	for ENET_TXDn, ENET_TX_EN, ENET_TX_ER	[1][2]	2	-	ns
f <sub>clk</sub>	clock frequency	for ENET_RX_CLK	[1]	-	25	MHz
$\delta_{\text{clk}}$	clock duty cycle		[1]	50	50	%
t <sub>su</sub>	set-up time	for ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	4	-	ns
t <sub>h</sub>	hold time	for ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	2	-	ns

[1] Output drivers can drive a load ≥ 25 pF accommodating over 12 inch of PCB trace and the input capacitance of the receiving device.

[2] Timing values are given from the point at which the clock signal waveform crosses 1.4 V to the valid input or output level.



32-bit ARM Cortex-M3 microcontroller

External pin	TFT 12 bit ( mode)	4:4:4	TFT 16 bit (5:	6:5 mode)	TFT 16 bit (1:	5:5:5 mode)	TFT 24 bit	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCD_VD0	-	-	-	-	-	-	P4_1	RED0
LCD_LP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCD_ENAB /LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCD_FP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCD_DCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCD_LE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCD_PWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

#### Table 41. LCD panel connections for TFT panels

### 13.2 Crystal oscillator

The crystal oscillator is controlled by the XTAL\_OSC\_CTRL register in the CGU (see *LPC18xx user manual*).

The crystal oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the PLL. The oscillator can operate in one of two modes: slave mode and oscillation mode.

- In slave mode, couple the input clock signal with a capacitor of 100 pF (C<sub>C</sub> in <u>Figure 41</u>), with an amplitude of at least 200 mV (RMS). The XTAL2 pin in this configuration can be left unconnected.
- External components and models used in oscillation mode are shown in Figure 42, and in Table 42 and Table 43. Since the feedback resistance is integrated on chip, only a crystal and the capacitances Cx1 and Cx2 need to be connected externally in case of fundamental mode oscillation (L, CL and Rs represent the fundamental frequency). Capacitance C<sub>P</sub> in Figure 42 represents the parallel package capacitance and must not be larger than 7 pF. Parameters Fc, CL, Rs and CP are supplied by the crystal manufacturer.

Table 42.	Recommended values for C <sub>X1/X2</sub> in oscillation mode (crystal and external
	components parameters) low frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R <sub>S</sub>	External load capacitors $C_{X1}, C_{X2}$
2 MHz	< 200 Ω	33 pF, 33 pF
	< 200 Ω	39 pF, 39 pF
	< 200 Ω	56 pF, 56 pF
4 MHz	< 200 Ω	18 pF, 18 pF
	< 200 Ω	39 pF, 39 pF
	< 200 Ω	56 pF, 56 pF
8 MHz	< 200 Ω	18 pF, 18 pF
	< 200 Ω	39 pF, 39 pF

32-bit ARM Cortex-M3 microcontroller



Fig 50. Package outline of the TFBGA100 package

© NXP B.V. 2016. All rights reserved.

LPC185X 3X 2X 1X



32-bit ARM Cortex-M3 microcontroller

### 19. Legal information

#### 19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status [3] information is available on the Internet at URL http://www.nxp.com.

### 19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for guick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer. unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers** 19.3

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.