

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	150MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, Microwire, SD, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, Motor Control PWM, POR, PWM, WDT
Number of I/O	80
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-LBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1853fet256-551">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1853fet256-551</a>

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
P3_4	A15	B8	119	171	[2]	N; PU	I/O	<b>GPIO1[14]</b> — General purpose digital input/output pin.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							I/O	<b>SPIFI_SIO3</b> — I/O lane 3 for SPIFI.
							O	<b>U1_TXD</b> — Transmitter output for UART1.
							I/O	<b>I2S0_TX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>2</sup>S-bus specification</i> .
							I/O	<b>I2S1_RX_SDA</b> — I <sup>2</sup> S1 Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>2</sup>S-bus specification</i> .
							O	<b>LCD_VD13</b> — LCD data.
P3_5	C12	B7	121	173	[2]	N; PU	I/O	<b>GPIO1[15]</b> — General purpose digital input/output pin.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							I/O	<b>SPIFI_SIO2</b> — I/O lane 2 for SPIFI.
							I	<b>U1_RXD</b> — Receiver input for UART1.
							I/O	<b>I2S0_TX_SDA</b> — I <sup>2</sup> S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>2</sup>S-bus specification</i> .
							I/O	<b>I2S1_RX_WS</b> — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>2</sup>S-bus specification</i> .
							O	<b>LCD_VD12</b> — LCD data.
P3_6	B13	C7	122	174	[2]	N; PU	I/O	<b>GPIO0[6]</b> — General purpose digital input/output pin.
							-	<b>R</b> — Function reserved.
							I/O	<b>SSP0_SSEL</b> — Slave Select for SSP0.
							I/O	<b>SPIFI_MISO</b> — Input 1 in SPIFI quad mode; SPIFI output IO1.
							-	<b>R</b> — Function reserved.
							I/O	<b>SSP0_MISO</b> — Master In Slave Out for SSP0.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
P3_7	C11	D7	123	176	[2]	N; PU	-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							I/O	<b>SSP0_MISO</b> — Master In Slave Out for SSP0.
							I/O	<b>SPIFI_MOSI</b> — Input 0 in SPIFI quad mode; SPIFI output IO0.
							I/O	<b>GPIO5[10]</b> — General purpose digital input/output pin.
							I/O	<b>SSP0_MOSI</b> — Master Out Slave in for SSP0.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
P4_6	C1	-	11	17	[2]	N; PU	I/O	<b>GPIO2[6]</b> — General purpose digital input/output pin.
							O	<b>CTOUT_4</b> — SCTimer/PWM output 4. Match output 3 of timer 3.
							O	<b>LCD_ENAB/LCDM</b> — STN AC bias drive or TFT data enable input.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
P4_7	H4	-	14	21	[2]	O; PU	O	<b>LCD_DCLK</b> — LCD panel clock.
							I	<b>GP_CLKIN</b> — General-purpose clock input to the CGU.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							I/O	<b>I2S1_TX_SCK</b> — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
							I/O	<b>I2S0_TX_SCK</b> — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
							-	<b>R</b> — Function reserved.
P4_8	E2	-	15	23	[2]	N; PU	-	<b>R</b> — Function reserved.
							I	<b>CTIN_5</b> — SCTimer/PWM input 5. Capture input 2 of timer 2.
							O	<b>LCD_VD9</b> — LCD data.
							-	<b>R</b> — Function reserved.
							I/O	<b>GPIO5[12]</b> — General purpose digital input/output pin.
							O	<b>LCD_VD22</b> — LCD data.
							O	<b>CAN1_TD</b> — CAN1 transmitter output.
							-	<b>R</b> — Function reserved.
P4_9	L2	-	33	48	[2]	N; PU	-	<b>R</b> — Function reserved.
							I	<b>CTIN_6</b> — SCTimer/PWM input 6. Capture input 1 of timer 3.
							O	<b>LCD_VD11</b> — LCD data.
							-	<b>R</b> — Function reserved.
							I/O	<b>GPIO5[13]</b> — General purpose digital input/output pin.
							O	<b>LCD_VD15</b> — LCD data.
							I	<b>CAN1_RD</b> — CAN1 receiver input.
							-	<b>R</b> — Function reserved.

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
P7_5	A7	-	133	191	[5]	N; PU	I/O	<b>GPIO3[13]</b> — General purpose digital input/output pin.
							O	<b>CTOUT_12</b> — SCTimer/PWM output 12. Match output 3 of timer 3.
							-	<b>R</b> — Function reserved.
							O	<b>LCD_VD8</b> — LCD data.
							O	<b>LCD_VD23</b> — LCD data.
							O	<b>TRACEDATA[1]</b> — Trace data, bit 1.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							AI	<b>ADC0_3</b> — ADC0 and ADC1, input channel 3. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
							I/O	<b>GPIO3[14]</b> — General purpose digital input/output pin.
P7_6	C7	-	134	194	[2]	N; PU	O	<b>CTOUT_11</b> — SCTimer/PWM output 1. Match output 3 of timer 2.
							-	<b>R</b> — Function reserved.
							O	<b>LCD_LP</b> — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
							-	<b>R</b> — Function reserved.
							O	<b>TRACEDATA[2]</b> — Trace data, bit 2.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							I/O	<b>GPIO3[15]</b> — General purpose digital input/output pin.
							O	<b>CTOUT_8</b> — SCTimer/PWM output 8. Match output 0 of timer 2.
							-	<b>R</b> — Function reserved.
P7_7	B6	-	140	201	[5]	N; PU	O	<b>LCD_PWR</b> — LCD panel power enable.
							-	<b>R</b> — Function reserved.
							O	<b>TRACEDATA[3]</b> — Trace data, bit 3.
							O	<b>ENET_MDC</b> — Ethernet MIIM clock.
							-	<b>R</b> — Function reserved.
							AI	<b>ADC1_6</b> — ADC1 and ADC0, input channel 6. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
P8_4	J2	-	-	39	[2]	N; PU	I/O	<b>GPIO4[4]</b> — General purpose digital input/output pin.
							I/O	<b>USB1_ULPI_D1</b> — ULPI link bidirectional data line 1.
							-	R — Function reserved.
							O	<b>LCD_VD7</b> — LCD data.
							O	<b>LCD_VD16</b> — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							I	<b>T0_CAP0</b> — Capture input 0 of timer 0.
P8_5	J1	-	-	40	[2]	N; PU	I/O	<b>GPIO4[5]</b> — General purpose digital input/output pin.
							I/O	<b>USB1_ULPI_D0</b> — ULPI link bidirectional data line 0.
							-	R — Function reserved.
							O	<b>LCD_VD6</b> — LCD data.
							O	<b>LCD_VD8</b> — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							I	<b>T0_CAP1</b> — Capture input 1 of timer 0.
P8_6	K3	-	-	43	[2]	N; PU	I/O	<b>GPIO4[6]</b> — General purpose digital input/output pin.
							I	<b>USB1_ULPI_NXT</b> — ULPI link NXT signal. Data flow control signal from the PHY.
							-	R — Function reserved.
							O	<b>LCD_VD5</b> — LCD data.
							O	<b>LCD_LP</b> — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
							-	R — Function reserved.
							-	R — Function reserved.
							I	<b>T0_CAP2</b> — Capture input 2 of timer 0.
P8_7	K1	-	-	45	[2]	N; PU	I/O	<b>GPIO4[7]</b> — General purpose digital input/output pin.
							O	<b>USB1_ULPI_STP</b> — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.
							-	R — Function reserved.
							O	<b>LCD_VD4</b> — LCD data.
							O	<b>LCD_PWR</b> — LCD panel power enable.
							-	R — Function reserved.
							-	R — Function reserved.
							I	<b>T0_CAP3</b> — Capture input 3 of timer 0.

**Table 3.** Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
PC_0	D4	-	-	7	[5]	N; PU	-	R — Function reserved.
							I	USB1_ULPI_CLK — ULPI link CLK signal. 60 MHz clock generated by the PHY.
							-	R — Function reserved.
							I/O	ENET_RX_CLK — Ethernet Receive Clock (MII interface).
							O	LCD_DCLK — LCD panel clock.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SD_CLK — SD/MMC card clock.
							AI	ADC1_1 — ADC1 and ADC0, input channel 1. Configure the pin as input (USB_ULPI_CLK) and use the ADC function select register in the SCU to select the ADC.
PC_1	E4	-	-	9	[2]	N; PU	I/O	USB1_ULPI_D7 — ULPI link bidirectional data line 7.
							-	R — Function reserved.
							I	U1_RI — Ring Indicator input for UART1.
							O	ENET_MDC — Ethernet MIIM clock.
							I/O	GPIO6[0] — General purpose digital input/output pin.
							-	R — Function reserved.
							I	T3_CAP0 — Capture input 0 of timer 3.
							O	SD_VOLT0 — SD/MMC bus voltage select output 0.
PC_2	F6	-	-	13	[2]	N; PU	I/O	USB1_ULPI_D6 — ULPI link bidirectional data line 6.
							-	R — Function reserved.
							I	U1_CTS — Clear to Send input for UART1.
							O	ENET_TXD2 — Ethernet transmit data 2 (MII interface).
							I/O	GPIO6[1] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							O	SD_RST — SD/MMC reset signal for MMC4.4 card.

**Table 4.** Boot mode when OTP BOOT\_SRC bits are programmed

Boot mode	BOOT_SRC bit 3	BOOT_SRC bit 2	BOOT_SRC bit 1	BOOT_SRC bit 0	Description
USB0	0	1	1	0	Boot from USB0.
USB1	0	1	1	1	Boot from USB1.
SPI (SSP)	1	0	0	0	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) <sup>[1]</sup> .
USART3	1	0	0	1	Enter ISP mode using USART3 functions on pins P2_3 and P2_4.

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.

**Remark:** Pin functions for SPIFI and SSP0 boot are different.

**Table 5.** Boot mode when OPT BOOT\_SRC bits are zero

Boot mode	Pins				Description
	P2_9	P2_8	P1_2	P1_1	
USART0	LOW	LOW	LOW	LOW	Enter ISP mode using USART0 pins P2_0 and P2_1.
SPIFI	LOW	LOW	LOW	HIGH	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8 <sup>[1]</sup> .
EMC 8-bit	LOW	LOW	HIGH	LOW	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	LOW	LOW	HIGH	HIGH	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	LOW	HIGH	LOW	LOW	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	LOW	HIGH	LOW	HIGH	Boot from USB0
USB1	LOW	HIGH	HIGH	LOW	Boot from USB1.
SPI (SSP)	LOW	HIGH	HIGH	HIGH	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) <sup>[1]</sup> .
USART3	HIGH	LOW	LOW	LOW	Enter ISP mode using USART3 pins P2_3 and P2_4.

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.

**Remark:** Pin functions for SPIFI and SSP0 boot are different.

#### 7.15.4 SD/MMC card interface

The SD/MMC card interface supports the following modes:

- Secure Digital memory (SD version 3.0).
- Secure Digital I/O (SDIO version 2.0).
- Consumer Electronics Advanced Transport Architecture (CE-ATA version 1.1).
- Multimedia Cards (MMC version 4.4).

#### 7.15.5 External Memory Controller (EMC)

**Remark:** The EMC is available on all LPC185x/3x/2x/1x parts. The following memory bus widths are supported:

- LBGA256 packages: 32 bit
- TFBGA100 packages: 8 bit
- LQFP208 packages: 16 bit
- LQFP144 packages: 16 bit

The LPC185x/3x/2x/1x EMC is a Memory Controller peripheral offering support for asynchronous static memory devices such as RAM, ROM, and NOR flash. In addition, it can be used as an interface with off-chip memory-mapped devices and peripherals.

**Table 6. EMC pinout for different packages**

Function	LBGA256	TFBGA100	LQFP208	LQFP144
A	EMC_A[23:0]	EMC_A[13:0]	EMC_A[23:0]	EMC_A[15:0]
D	EMC_D[31:0]	EMC_D[7:0]	EMC_D[15:0]	EMC_D[15:0]
BLS	EMC_BLS[3:0]	EMC_BLS0	EMC_BLS[1:0]	EMC_BLS[1:0]
CS	EMC_CS[3:0]	EMC_CS0	EMC_CS[1:0]	EMC_CS[1:0]
OE	EMC_OE	EMC_OE	EMC_OE	EMC_OE
WE	EMC_WE	EMC_WE	EMC_WE	EMC_WE
CKEOUT	EMC_CKEOUT[3:0]	EMC_CKEOUT[1:0]	EMC_CKEOUT[1:0]	EMC_CKEOUT[1:0]
CLK	EMC_CLK[3:0]; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23
DQMOUT	EMC_DQMOUT[3:0]	-	EMC_DQMOUT[1:0]	EMC_DQMOUT[1:0]
DYCS	EMC_DYCS[3:0]	EMC_DYCS[1:0]	EMC_DYCS[1:0]	EMC_DYCS[1:0]
CAS	EMC_CAS	EMC_CAS	EMC_CAS	EMC_CAS
RAS	EMC_RAS	EMC_RAS	EMC_RAS	EMC_RAS

##### 7.15.5.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and NOR flash, with or without asynchronous page mode.
- Low transaction latency.

## 7.17 Counter/timers and motor control

### 7.17.1 General purpose 32-bit timers/external event counter

**Remark:** The LPC185x/3x/2x/1x include four 32-bit timer/counters.

The timer/counter is designed to count cycles of the system derived clock or an externally supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

#### 7.17.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event can also generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

### 7.17.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input causes the PWM to release all motor drive outputs immediately. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

### 7.17.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user code can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

#### 7.17.3.1 Features

- Tracks encoder position.


**Table 11. Static characteristics ...continued** $T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
$I_{DD(IO)}$	I/O supply current	deep sleep mode		-	< 0.1	-	$\mu\text{A}$
		power-down mode		-	< 0.1	-	$\mu\text{A}$
		deep power-down mode		-	< 0.1	-	$\mu\text{A}$
$I_{DDA}$	Analog supply current	on pin VDDA;	[9]	-	0.4	-	$\mu\text{A}$
		deep sleep mode					
		power-down mode	[9]	-	0.4	-	$\mu\text{A}$
		deep power-down mode	[9]	-	0.007	-	$\mu\text{A}$
<b>RESET pin</b>							
$V_{IH}$	HIGH-level input voltage		[8]	$0.8 \times (V_{ps} - 0.35)$	-	5.5	V
$V_{IL}$	LOW-level input voltage		[8]	0	-	$0.3 \times (V_{ps} - 0.1)$	V
$V_{hys}$	hysteresis voltage		[8]	$0.05 \times (V_{ps} - 0.35)$	-	-	V
<b>Standard I/O pins - normal drive strength</b>							
$C_I$	input capacitance			-	-	2	pF
$I_{LL}$	LOW-level leakage current	$V_I = 0\text{ V}$ ; on-chip pull-up resistor disabled		-	3	-	nA
$I_{LH}$	HIGH-level leakage current	$V_I = V_{DD(IO)}$ ; on-chip pull-down resistor disabled		-	3	-	nA
		$V_I = 5\text{ V}$ ; $T_{amb} = 25^{\circ}\text{C}$		-	0.5	-	nA
		$V_I = 5\text{ V}$ ; $T_{amb} = 105^{\circ}\text{C}$		-	40	-	nA
$I_{OZ}$	OFF-state output current	$V_O = 0\text{ V}$ to $V_{DD(IO)}$ ; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
$V_I$	input voltage	pin configured to provide a digital function; $V_{DD(IO)} \geq 2.4\text{ V}$		0	-	5.5	V
		$V_{DD(IO)} = 0\text{ V}$		0	-	3.6	V
$V_O$	output voltage	output active		0	-	$V_{DD(IO)}$	V
$V_{IH}$	HIGH-level input voltage			$0.7 \times V_{DD(IO)}$	-	5.5	V
$V_{IL}$	LOW-level input voltage			0	-	$0.3 \times V_{DD(IO)}$	V
$V_{hys}$	hysteresis voltage			$0.1 \times V_{DD(IO)}$	-	-	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -6\text{ mA}$		$V_{DD(IO)} - 0.4$	-	-	V
$V_{OL}$	LOW-level output voltage	$I_{OL} = 6\text{ mA}$		-	-	0.4	V
$I_{OH}$	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4\text{ V}$		-6	-	-	mA

**Table 12. Peripheral power consumption**


<b>Peripheral</b>	<b>Branch clock</b>	<b>I<sub>DD(REG)(3V3)</sub> in mA</b>	
		<b>Branch clock frequency = 48 MHz</b>	<b>Branch clock frequency = 96 MHz</b>
LCD	CLK_M3_LCD	0.91	1.82
ETHERNET	CLK_M3_ETHERNET	1.06	2.15
UART0	CLK_M3_UART0, CLK_APB0_UART0	0.24	0.43
UART1	CLK_M3_UART1, CLK_APB0_UART1	0.24	0.43
UART2	CLK_M3_UART2, CLK_APB2_UART2	0.26	0.5
UART3	CLK_M3_USART3, CLK_APB2_UART3	0.27	0.45
TIMER0	CLK_M3_TIMER0	0.08	0.15
TIMER1	CLK_M3_TIMER1	0.09	0.15
TIMER2	CLK_M3_TIMER2	0.1	0.19
TIMER3	CLK_M3_TIMER3	0.08	0.16
SDIO	CLK_M3_SDIO, CLK_SDIO	0.66	1.17
SCTimer/PWM	CLK_M3_SCT	0.66	1.3
SSP0	CLK_M3_SSP0, CLK_APB0_SSP0	0.13	0.23
SSP1	CLK_M3_SSP1, CLK_APB2_SSP1	0.14	0.27
DMA	CLK_M3_DMA	1.81	3.61
WWDT	CLK_M3_WWDT	0.03	0.09
QEI	CLK_M3_QEI	0.28	0.55
USB0	CLK_M3_USB0, CLK_USB0	1.9	3.9
USB1	CLK_M3_USB1, CLK_USB1	3.02	5.69
RITIMER	CLK_M3_RITIMER	0.05	0.1
EMC	CLK_M3_EMC, CLK_M3_EMC_DIV	3.94	7.95
SCU	CLK_M3_SCU	0.1	0.21
CREG	CLK_M3_CREG	0.35	0.7
Flash bank A	CLK_M3_FLASHA	1.47	2.97
Flash bank B	CLK_M3_FLASHB	1.4	2.84

### 10.3 Electrical pin characteristics



Conditions:  $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$  V.

**Fig 19. Standard I/O pins; typical LOW level output current  $I_{OL}$  versus LOW level output voltage  $V_{OL}$**



Conditions:  $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$  V.

**Fig 20. Standard I/O pins; typical HIGH level output voltage  $V_{OH}$  versus HIGH level output current  $I_{OH}$**

## 10.4 BOD and band gap static characteristics

**Table 13. BOD static characteristics<sup>[1]</sup>***T<sub>amb</sub> = 25 °C; simulated values for nominal processing.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>th</sub>	threshold voltage	interrupt level 2				
		assertion	-	2.95	-	V
		de-assertion	-	3.03	-	V
		interrupt level 3				
		assertion	-	3.05	-	V
		de-assertion	-	3.13	-	V
		reset level 2				
		assertion	-	2.1	-	V
		de-assertion	-	2.18	-	V
		reset level 3				
		assertion	-	2.2	-	V
		de-assertion	-	2.28	-	V

[1] Interrupt and reset levels are selected by writing to the BODLV1/2 bits in the control register CREGE0, see the *LPC18xx user manual*.

**Table 14. Band gap characteristics***V<sub>DDA(3V3)</sub> over specified ranges; T<sub>amb</sub> = -40 °C to +105 °C; unless otherwise specified*

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>ref(bg)</sub>	band gap reference voltage	[1] 0.707	0.745	0.783	mV

[1] Based on characterization, not tested in production.

## 11.7 GPCLKIN

**Table 22. Dynamic characteristic: GPCLKIN** $T_{amb} = 25 \text{ }^{\circ}\text{C}; 2.4 \text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6 \text{ V}$ 

Symbol	Parameter	Min	Typ	Max	Unit
GP_CLKIN	input frequency	-	-	25	MHz

## 11.8 I/O pins

**Table 23. Dynamic characteristic: I/O pins<sup>[1]</sup>** $T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C}; 2.7 \text{ V} \leq V_{DD(IO)} \leq 3.6 \text{ V}$ 


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Standard I/O pins - normal drive strength</b>							
$t_r$	rise time	pin configured as output; EHS = 1	[2][3]	1.0	-	2.5	ns
$t_f$	fall time	pin configured as output; EHS = 1	[2][3]	0.9	-	2.5	ns
$t_r$	rise time	pin configured as output; EHS = 0	[2][3]	1.9	-	4.3	ns
$t_f$	fall time	pin configured as output; EHS = 0	[2][3]	1.9	-	4.0	ns
$t_r$	rise time	pin configured as input	[4]	0.3	-	1.3	ns
$t_f$	fall time	pin configured as input	[4]	0.2	-	1.2	ns
<b>I/O pins - high drive strength</b>							
$t_r$	rise time	pin configured as output; standard drive mode (EHD = 0x0)	[2][5]	4.3	-	7.9	ns
$t_f$	fall time	pin configured as output; standard drive mode (EHD = 0x0)	[2][5]	4.7	-	8.7	ns
$t_r$	rise time	pin configured as output; medium drive mode (EHD = 0x1)	[2][5]	3.2	-	5.7	ns
$t_f$	fall time	pin configured as output; medium drive mode (EHD = 0x1)	[2][5]	3.2	-	5.5	ns
$t_r$	rise time	pin configured as output; high drive mode (EHD = 0x2)	[2][5]	2.9	-	4.9	ns
$t_f$	fall time	pin configured as output; high drive mode (EHD = 0x2)	[2][5]	2.5	-	3.9	ns
$t_r$	rise time	pin configured as output; ultra-high drive mode (EHD = 0x3)	[2][5]	2.8	-	4.7	ns
$t_f$	fall time	pin configured as output; ultra-high drive mode (EHD = 0x3)	[2][5]	2.4	-	3.4	ns
$t_r$	rise time	pin configured as input	[4]	0.3	-	1.3	ns
$t_f$	fall time	pin configured as input	[4]	0.2	-	1.2	ns
<b>I/O pins - high-speed</b>							
$t_r$	rise time	pin configured as output; EHS = 1	[2][3]	350	-	670	ps
$t_f$	fall time	pin configured as output; EHS = 1	[2][3]	450	-	730	ps
$t_r$	rise time	pin configured as output; EHS = 0	[2][3]	1.0	-	1.9	ns
$t_f$	fall time	pin configured as output; EHS = 0	[2][3]	1.0	-	2.0	ns
$t_r$	rise time	pin configured as input	[4]	0.3	-	1.3	ns
$t_f$	fall time	pin configured as input	[4]	0.2	-	1.2	ns

[1] Simulated data.

**Table 27. Dynamic characteristics: SSP pins in SPI mode**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(\text{REG})(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(\text{IO})} \leq 3.6\text{ V}$ ;  $C_L = 20\text{ pF}$ ; sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_d$	delay time	continuous transfer mode SPI mode; CPOL = 0; CPHA = 0	-	$0.5 \times T_{cy(\text{clk})}$	-	ns
		SPI mode; CPOL = 0; CPHA = 1	-	n/a	-	ns
		SPI mode; CPOL = 1; CPHA = 0	-	$0.5 \times T_{cy(\text{clk})}$	-	ns
		SPI mode; CPOL = 1; CPHA = 1	-	n/a	-	ns
		synchronous serial frame mode	-	$T_{cy(\text{clk})}$	-	ns
		microwire frame format	-	n/a	-	ns
<b>SSP slave</b>						
PCLK	Peripheral clock frequency		-	-	180	MHz
$T_{cy(\text{clk})}$	clock cycle time		[2]	$1/(11 \times 10^6)$	-	s
$t_{DS}$	data set-up time	in SPI mode	1.5	-	-	ns
$t_{DH}$	data hold time	in SPI mode	2	-	-	ns
$t_{v(Q)}$	data output valid time	in SPI mode	-	-	$[4 \times (1/\text{PCLK})] + 1$	ns
$t_{h(Q)}$	data output hold time	in SPI mode	4.5	-	-	ns
$t_{\text{lead}}$	lead time	continuous transfer mode SPI mode; CPOL = 0; CPHA = 0	$T_{cy(\text{clk})}$	-	-	ns
		SPI mode; CPOL = 0; CPHA = 1	$0.5 \times T_{cy(\text{clk})}$	-	-	ns
		SPI mode; CPOL = 1; CPHA = 0	$T_{cy(\text{clk})}$	-	-	ns
		SPI mode; CPOL = 1; CPHA = 1	$0.5 \times T_{cy(\text{clk})}$	-	-	ns
		synchronous serial frame mode	$0.5 \times T_{cy(\text{clk})}$	-	-	ns
		microwire frame format	$T_{cy(\text{clk})}$	-	-	ns



**Table 29. Dynamic characteristics: Dynamic external memory interface**

Simulated data over temperature and process range;  $C_L = 10 \text{ pF}$  for  $\overline{\text{EMC\_DYCSn}}$ ,  $\overline{\text{EMC\_RAS}}$ ,  $\overline{\text{EMC\_CAS}}$ ,  $\overline{\text{EMC\_WE}}$ ,  $\overline{\text{EMC\_An}}$ ;  $C_L = 9 \text{ pF}$  for  $\overline{\text{EMC\_Dn}}$ ;  $C_L = 5 \text{ pF}$  for  $\overline{\text{EMC\_DQMOUTn}}$ ,  $\overline{\text{EMC\_CLKn}}$ ,  $\overline{\text{EMC\_CKEOUTn}}$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ;  $2.4 \text{ V} \leq V_{DD(\text{REG})}(3V_3) \leq 3.6 \text{ V}$ ;  $V_{DD(\text{IO})} = 3.3 \text{ V} \pm 10\%$ ;  $RD = 1$  (see *LPC18xx User manual*);  $\overline{\text{EMC\_CLKn}}$  delays  $\text{CLK0\_DELAY} = \text{CLK1\_DELAY} = \text{CLK2\_DELAY} = \text{CLK3\_DELAY} = 0$ .

Symbol	Parameter	Min	Typ	Max	Unit
$T_{cy(\text{clk})}$	clock cycle time	8.4	-	-	ns
<b>Common to read and write cycles</b>					
$t_d(\text{DYCSV})$	dynamic chip select valid delay time	-	$3.1 + 0.5 \times T_{cy(\text{clk})}$	$5.1 + 0.5 \times T_{cy(\text{clk})}$	ns
$t_h(\text{DYCS})$	dynamic chip select hold time	$0.3 + 0.5 \times T_{cy(\text{clk})}$	$0.9 + 0.5 \times T_{cy(\text{clk})}$	-	ns
$t_d(\text{RASV})$	row address strobe valid delay time	-	$3.1 + 0.5 \times T_{cy(\text{clk})}$	$4.9 + 0.5 \times T_{cy(\text{clk})}$	ns
$t_h(\text{RAS})$	row address strobe hold time	$0.5 + 0.5 \times T_{cy(\text{clk})}$	$1.1 + 0.5 \times T_{cy(\text{clk})}$	-	ns
$t_d(\text{CASV})$	column address strobe valid delay time	-	$2.9 + 0.5 \times T_{cy(\text{clk})}$	$4.6 + 0.5 \times T_{cy(\text{clk})}$	ns
$t_h(\text{CAS})$	column address strobe hold time	$0.3 + 0.5 \times T_{cy(\text{clk})}$	$0.9 + 0.5 \times T_{cy(\text{clk})}$	-	ns
$t_d(\text{WEV})$	write enable valid delay time	-	$3.2 + 0.5 \times T_{cy(\text{clk})}$	$5.9 + 0.5 \times T_{cy(\text{clk})}$	ns
$t_h(\text{WE})$	write enable hold time	$1.3 + 0.5 \times T_{cy(\text{clk})}$	$1.4 + 0.5 \times T_{cy(\text{clk})}$	-	ns
$t_d(\text{DQMOUTV})$	DQMOUT valid delay time	-	$3.1 + 0.5 \times T_{cy(\text{clk})}$	$5.0 + 0.5 \times T_{cy(\text{clk})}$	ns
$t_h(\text{DQMOUT})$	DQMOUT hold time	$0.2 + 0.5 \times T_{cy(\text{clk})}$	$0.8 + 0.5 \times T_{cy(\text{clk})}$	-	ns
$t_d(\text{AV})$	address valid delay time	-	$3.8 + 0.5 \times T_{cy(\text{clk})}$	$6.3 + 0.5 \times T_{cy(\text{clk})}$	ns
$t_h(\text{A})$	address hold time	$0.3 + 0.5 \times T_{cy(\text{clk})}$	$0.9 + 0.5 \times T_{cy(\text{clk})}$	-	ns
$t_d(\text{CKEOUTV})$	CKEOUT valid delay time	-	$3.1 + 0.5 \times T_{cy(\text{clk})}$	$5.1 + 0.5 \times T_{cy(\text{clk})}$	ns
$t_h(\text{CKEOUT})$	CKEOUT hold time	$0.5 \times T_{cy(\text{clk})}$	$0.7 + 0.5 \times T_{cy(\text{clk})}$	-	ns
<b>Read cycle parameters</b>					
$t_{su(\text{D})}$	data input set-up time	-1.5	-0.5	-	ns
$t_h(\text{D})$	data input hold time	2.2	0.8	-	ns
<b>Write cycle parameters</b>					
$t_d(\text{QV})$	data output valid delay time	-	$3.8 + 0.5 \times T_{cy(\text{clk})}$	$6.2 + 0.5 \times T_{cy(\text{clk})}$	ns
$t_h(\text{Q})$	data output hold time	$0.5 \times T_{cy(\text{clk})}$	$0.7 + 0.5 \times T_{cy(\text{clk})}$	-	ns

**Table 30. Dynamic characteristics: Dynamic external memory interface; EMC\_CLK[3:0] delay values**

$T_{amb} = -40^\circ\text{C}$  to  $105^\circ\text{C}$ ;  $V_{DD(\text{IO})} = 3.3 \text{ V} \pm 10\%$ ;  $2.4 \text{ V} \leq V_{DD(\text{REG})}(3V_3) \leq 3.6 \text{ V}$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_d$	delay time	delay value [1]	0.0	0.0	0.0	ns
		$\text{CLKn\_DELAY} = 0$	0.0	0.0	0.0	ns
		$\text{CLKn\_DELAY} = 1$	0.4	0.5	0.8	ns
		$\text{CLKn\_DELAY} = 2$	0.7	1.0	1.7	ns
		$\text{CLKn\_DELAY} = 3$	1.1	1.6	2.5	ns
		$\text{CLKn\_DELAY} = 4$	1.4	2.0	3.3	ns
		$\text{CLKn\_DELAY} = 5$	1.7	2.6	4.1	ns
		$\text{CLKn\_DELAY} = 6$	2.1	3.1	4.9	ns
		$\text{CLKn\_DELAY} = 7$	2.5	3.6	5.8	ns


- [1] Program the  $\overline{\text{EMC\_CLKn}}$  delay values in the  $\overline{\text{EMCDELAYCLK}}$  register (see the *LPC18xx User manual*). The delay values must be the same for all SDRAM clocks  $\overline{\text{EMC\_CLKn}}$ :  $\text{CLK0\_DELAY} = \text{CLK1\_DELAY} = \text{CLK2\_DELAY} = \text{CLK3\_DELAY}$ .

## 11.18 SPIFI


**Table 36. Dynamic characteristics: SPIFI**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(\text{REG})(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(\text{IO})} \leq 3.6\text{ V}$ .  $C_L = 20\text{ pF}$ .  
Sampled at 90 % and 10 % of the signal level. EHS = 1 for all pins. Simulated values.


Symbol	Parameter	Min	Max	Unit
$T_{cy(\text{clk})}$	clock cycle time	9.6	-	ns
$t_{DS}$	data set-up time	3.2	-	ns
$t_{DH}$	data hold time	0	-	ns
$t_{V(Q)}$	data output valid time	-	3.2	ns
$t_{h(Q)}$	data output hold time	0.6	-	ns



**Fig 38. SPIFI timing (Mode 0)**

**Fig 47. USB interface on a bus-powered device**


**Remark:** If the VBUS function of the USB1 interface is not connected, configure the pin function for GPIO using the function control bits in the SYSCON block.

**Fig 48. USB interface if the USB operates in OTG mode**


**Remark:** In OTG mode, it is important to be able to detect the VBUS level and to charge and discharge VBUS. This requires adding active devices that disconnect the link when VDDIO is not present.

## Footprint information for reflow soldering of TFBGA100 package

SOT926-1



- solder land
- solder paste deposit
- solder land plus solder paste
- - - occupied area
- — solder resist



## DIMENSIONS in mm

P	SL	SP	SR	Hx	Hy
0.80	0.330	0.400	0.480	9.400	9.400

sot926-1\_fr

Fig 54. Reflow soldering for the TFBGA100 package

7.21	Emulation and debugging . . . . .	84	19	Legal information . . . . .	152
8	Limiting values . . . . .	85	19.1	Data sheet status . . . . .	152
9	Thermal characteristics . . . . .	86	19.2	Definitions . . . . .	152
10	Static characteristics . . . . .	87	19.3	Disclaimers . . . . .	152
10.1	Power consumption . . . . .	94	19.4	Trademarks . . . . .	153
10.2	Peripheral power consumption . . . . .	97	20	Contact information . . . . .	153
10.3	Electrical pin characteristics . . . . .	99	21	Contents . . . . .	154
10.4	BOD and band gap static characteristics . . . . .	103			
11	<b>Dynamic characteristics . . . . .</b>	<b>104</b>			
11.1	Flash/EEPROM memory . . . . .	104			
11.2	Wake-up times . . . . .	105			
11.3	External clock for oscillator in slave mode . . . . .	105			
11.4	Crystal oscillator . . . . .	106			
11.5	IRC oscillator . . . . .	106			
11.6	RTC oscillator . . . . .	106			
11.7	GPCLKIN . . . . .	107			
11.8	I/O pins . . . . .	107			
11.9	I <sup>2</sup> C-bus . . . . .	108			
11.10	I <sup>2</sup> S-bus interface . . . . .	109			
11.11	USART interface . . . . .	110			
11.12	SSP interface . . . . .	112			
11.13	External memory interface . . . . .	117			
11.14	USB interface . . . . .	122			
11.15	Ethernet . . . . .	124			
11.16	SD/MMC . . . . .	125			
11.17	LCD . . . . .	125			
11.18	SPIFI . . . . .	126			
12	<b>ADC/DAC electrical characteristics . . . . .</b>	<b>127</b>			
13	<b>Application information . . . . .</b>	<b>130</b>			
13.1	LCD panel signal usage . . . . .	130			
13.2	Crystal oscillator . . . . .	132			
13.3	RTC oscillator . . . . .	134			
13.4	XTAL and RTCX Printed Circuit Board (PCB) layout guidelines . . . . .	134			
13.5	Standard I/O pin configuration . . . . .	134			
13.6	Reset pin configuration . . . . .	135			
13.7	Suggested USB interface solutions . . . . .	135			
14	<b>Package outline . . . . .</b>	<b>138</b>			
15	<b>Soldering . . . . .</b>	<b>142</b>			
16	<b>Abbreviations . . . . .</b>	<b>146</b>			
17	<b>References . . . . .</b>	<b>147</b>			
18	<b>Revision history . . . . .</b>	<b>148</b>			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2016.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 8 March 2016

Document identifier: LPC185X\_3X\_2X\_1X