

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2010	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, QEI, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, Motor Control PWM, POR, PWM, WDT
Number of I/O	142
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1857jbd208e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 32-bit ARM Cortex-M3 microcontroller

Table 3.	FIII u	escrip	tion	Cominu	lea				
Pin name		LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P1_5		R5	J4	48	65	[2]	N;	I/O	<b>GPIO1[8]</b> — General purpose digital input/output pin.
							PU	0	<b>CTOUT_10</b> — SCTimer/PWM output 10. Match output 3 of timer 3.
								-	R — Function reserved.
								0	<b>EMC_CS0</b> — LOW active Chip Select 0 signal.
				I	<b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).				
								I/O	SSP1_SSEL — Slave Select for SSP1.
								-	R — Function reserved.
								0	<b>SD_POW</b> — SD/MMC card power monitor output.
P1_6		T4	K4	49	67	[2]	N;	I/O	<b>GPIO1[9]</b> — General purpose digital input/output pin.
							PU	I	<b>CTIN_5</b> — SCTimer/PWM input 5. Capture input 2 of timer 2.
								-	R — Function reserved.
								0	<b>EMC_WE</b> — LOW active Write Enable signal.
								-	R — Function reserved.
								0	<b>EMC_BLS0</b> — LOW active Byte Lane select signal 0.
								-	R — Function reserved.
								I/O	<b>SD_CMD</b> — SD/MMC command signal.
P1_7		T5	G4	50	69	[2]	N;	I/O	<b>GPIO1[0]</b> — General purpose digital input/output pin.
							PU	I	<b>U1_DSR</b> — Data Set Ready input for UART1.
								0	<b>CTOUT_13</b> — SCTimer/PWM output 13. Match output 3 of timer 3.
								I/O	<b>EMC_D0</b> — External memory data line 0.
							0		<b>USB0_PPWR</b> — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
								-	R — Function reserved.
								-	R — Function reserved.
								-	R — Function reserved.

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M3 microcontroller

Pin name						4		Description
	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P3_8	C10	E7	124	179	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.
							I/O	SPIFI_CS — SPIFI serial flash chip select.
							I/O	GPIO5[11] — General purpose digital input/output pin.
							I/O	SSP0_SSEL — Slave Select for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
P4_0	D5	-	1	1	[2]	N;	I/O	GPIO2[0] — General purpose digital input/output pin.
						PU	0	MCOA0 — Motor control PWM channel 0, output A.
							I	NMI — External interrupt input to NMI.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD13 — LCD data.
							I/O	<b>U3_UCLK</b> — Serial clock input/output for USART3 in synchronous mode.
							-	R — Function reserved.
P4_1	A1	-	3	3	[5]	N;	I/O	GPIO2[1] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_1</b> — SCTimer/PWM output 1. Match output 3 of timer 3.
							0	LCD_VD0 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD19 — LCD data.
							0	U3_TXD — Transmitter output for USART3.
							I	ENET_COL — Ethernet Collision detect (MII interface).
							AI	<b>ADC0_1</b> — ADC0 and ADC1, input channel 1. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
P4_2	D3	-	8	12	[2]	N;	I/O	GPIO2[2] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_0</b> — SCTimer/PWM output 0. Match output 0 of timer 0.
							0	LCD_VD3 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD12 — LCD data.
							I	U3_RXD — Receiver input for USART3.
							-	R — Function reserved.

Table 3. Pin description ... continued

### 32-bit ARM Cortex-M3 microcontroller

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P4_3	C2	-	7	10	[5]	N;	I/O	GPIO2[3] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_3</b> — SCTimer/PWM output 3. Match output 3 of timer 0.
							0	LCD_VD2 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD21 — LCD data.
							I/O	U3_BAUD — Baud pin for USART3.
							-	R — Function reserved.
							AI	<b>ADC0_0</b> — ADC0 and ADC1, input channel 0. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
P4_4	B1	-	9	14	[5]	N;	I/O	GPIO2[4] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_2</b> — SCTimer/PWM output 2. Match output 2 of timer 0.
							0	LCD_VD1 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD20 — LCD data.
							I/O	<b>U3_DIR</b> — RS-485/EIA-485 output enable/direction control for USART3.
							-	R — Function reserved.
							AO	<b>DAC</b> — DAC output. Configure the pin as GPIO input and use the analog function select register in the SCU to select the DAC.
P4_5	D2	-	10	15	[2]	N;	I/O	<b>GPIO2[5]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_5</b> — SCTimer/PWM output 5. Match output 3 of timer 3.
							0	<b>LCD_FP</b> — Frame pulse (STN). Vertical synchronization pulse (TFT).
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M3 microcontroller

Table 3.	Pin descr	ption .	contint	lea				
Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
P6_3	P15	-	79	113	[2]	N;	I/O	GPIO3[2] — General purpose digital input/output pin.
						PU	0	<b>USB0_PPWR</b> — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
							-	R — Function reserved.
							0	EMC_CS1 — LOW active Chip Select 1 signal.
							-	R — Function reserved.
							I	T2_CAP2 — Capture input 2 of timer 2.
							-	R — Function reserved.
							-	R — Function reserved.
P6_4	R16	F6	80	114	[2]	N;	I/O	GPIO3[3] — General purpose digital input/output pin.
						PU	I	CTIN_6 — SCTimer/PWM input 6. Capture input 1 of timer 3.
							0	U0_TXD — Transmitter output for USART0.
							0	<b>EMC_CAS</b> — LOW active SDRAM Column Address Strobe.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P6_5	P16	F9	82	117	[2]	N;	I/O	GPIO3[4] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_6</b> — SCTimer/PWM output 6. Match output 2 of timer 1.
							I	U0_RXD — Receiver input for USART0.
							0	<b>EMC_RAS</b> — LOW active SDRAM Row Address Strobe.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P6_6	L14	-	83	119	[2]	N;	I/O	GPIO0[5] — General purpose digital input/output pin.
						PU	0	<b>EMC_BLS1</b> — LOW active Byte Lane select signal 1.
							-	R — Function reserved.
							1	<b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
							-	R — Function reserved.
							I	T2_CAP3 — Capture input 3 of timer 2.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M3 microcontroller

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
PC_7	G5	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I/O	USB1_ULPI_D1 — ULPI link bidirectional data line 1.
							-	R — Function reserved.
							I	ENET_RXD3 — Ethernet receive data 3 (MII interface).
							I/O	<b>GPIO6[6]</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT0 — Match output 0 of timer 3.
							I/O	<b>SD_DAT3</b> — SD/MMC data bus line 3.
PC_8	N4	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I/O	<b>USB1_ULPI_D0</b> — ULPI link bidirectional data line 0.
							-	R — Function reserved.
							I	<b>ENET_RX_DV</b> — Ethernet Receive Data Valid (RMII/MII interface).
							I/O	GPIO6[7] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT1 — Match output 1 of timer 3.
							I	SD_CD — SD/MMC card detect input.
PC_9	K2	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I	<b>USB1_ULPI_NXT</b> — ULPI link NXT signal. Data flow control signal from the PHY.
							-	R — Function reserved.
							I	ENET_RX_ER — Ethernet receive error (MII interface).
							I/O	<b>GPIO6[8]</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT2 — Match output 2 of timer 3.
							0	<b>SD_POW</b> — SD/MMC power monitor output.
PC_10	M5	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	<b>USB1_ULPI_STP</b> — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.
							I	<b>U1_DSR</b> — Data Set Ready input for UART1.
							-	R — Function reserved.
							I/O	GPIO6[9] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT3 — Match output 3 of timer 3.
							I/O	SD_CMD — SD/MMC command signal.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M3 microcontroller

	1 111 0	escrip	tion				1		
Pin name		LBGA256	TFBGA100	LQFP144	LQFP208		Reset state	Type	Description
PF_6		E7	-	-	192	[5]	N;	-	R — Function reserved.
							PU	I/O	<b>U3_DIR</b> — RS-485/EIA-485 output enable/direction control for USART3.
								I/O	SSP1_MISO — Master In Slave Out for SSP1.
								0	TRACEDATA[1] — Trace data, bit 1.
								I/O	GPI07[20] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	<b>I2S1_TX_SDA</b> — $I^2S1$ transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the $I^2S$ -bus specification.
								AI	<b>ADC1_3</b> — ADC1 and ADC0, input channel 3. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PF_7		B7	-	-	193	[5]	N;	-	R — Function reserved.
							PU	I/O	U3_BAUD — Baud pin USART3.
								I/O	SSP1_MOSI — Master Out Slave in for SSP1.
								0	TRACEDATA[2] — Trace data, bit 2.
								I/O	GPI07[21] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	<b>I2S1_TX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the $PS$ -bus specification.
								Al/ O	<b>ADC1_7</b> — ADC1 and ADC0, input channel 7 or band gap output. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PF_8		E6	-	-	-	[5]	N;	-	R — Function reserved.
							PU	I/O	<b>U0_UCLK</b> — Serial clock input/output for USART0 in synchronous mode.
								I	CTIN_2 — SCTimer/PWM input 2. Capture input 2 of timer 0.
								0	TRACEDATA[3] — Trace data, bit 3.
								I/O	GPI07[22] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								-	R — Function reserved.
								AI	<b>ADC0_2</b> — ADC0 and ADC1, input channel 2. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M3 microcontroller

### 7.17 Counter/timers and motor control

#### 7.17.1 General purpose 32-bit timers/external event counter

**Remark:** The LPC185x/3x/2x/1x include four 32-bit timer/counters.

The timer/counter is designed to count cycles of the system derived clock or an externally supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

#### 7.17.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event can also generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

### 7.17.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input causes the PWM to release all motor drive outputs immediately. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

### 7.17.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user code can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

### 7.17.3.1 Features

• Tracks encoder position.

LPC185X 3X 2X 1X

#### 32-bit ARM Cortex-M3 microcontroller

- Increments/decrements depending on direction.
- Programmable for 2× or 4× position counting.
- Velocity capture using built-in timer.
- Velocity compare function with "less than" interrupt.
- Uses 32-bit registers for position and velocity.
- Three position-compare registers with interrupts.
- Index counter for revolution counting.
- Index compare register with interrupts.
- Can combine index and position interrupts to produce an interrupt for whole and partial revolution displacement.
- Digital filter with programmable delays for encoder input signals.
- Can accept decoded signal inputs (clk and direction).

### 7.17.4 Repetitive Interrupt (RI) timer

The repetitive interrupt timer provides a free-running 32-bit counter which is compared to a selectable value, generating an interrupt when a match occurs. Any bits of the timer compare function can be masked such that they do not contribute to the match detection. The repetitive interrupt timer can be used to create an interrupt that repeats at predetermined intervals.

### 7.17.4.1 Features

- 32-bit counter. Counter can be free-running or be reset by a generated interrupt.
- 32-bit compare value.
- 32-bit compare mask. An interrupt is generated when the counter value equals the compare value, after masking. This mechanism allows for combinations not possible with a simple compare.

### 7.17.5 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

#### 7.17.5.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.

LPC185X 3X 2X 1X

#### 32-bit ARM Cortex-M3 microcontroller

- Dedicated battery power supply pin.
- RTC power supply is isolated from the rest of the chip.
- Calibration counter allows adjustment to better than ±1 sec/day with 1 sec resolution.
- Periodic interrupts can be generated from increments of any field of the time registers.
- Alarm interrupt can be generated for a specific date/time.

### 7.19.2 Event monitor/recorder

The event monitor/recorder allows recording and creating a time stamp of events related to the WAKEUP pins. Sensors report changes to the state of the WAKEUP pins, and the event monitor/recorder stores records of such events. The event recorder can be powered by the backup battery.

The event monitor/recorder can monitor the integrity of the device and record any tampering events.

#### 7.19.2.1 Features

- Supports three digital event inputs in the VBAT power domain.
- An event is defined as a level change at the digital event inputs.
- For each event channel, two timestamps mark the first and the last occurrence of an event. Each channel also has a dedicated counter tracking the total number of events. Timestamp values are taken from the RTC.
- Runs in VBAT power domain, independent of system power supply. The event/recorder/monitor can therefore operate in Deep power-down mode.
- Low power consumption.
- Interrupt available if system is running.
- A qualified event can be used as a wake-up trigger.
- State of event interrupts accessible by software through GPIO.

#### 7.19.3 Alarm timer

The alarm timer is a 16-bit timer and counts down at 1 kHz from a preset value generating alarms in intervals of up to 1 min. The counter triggers a status bit when it reaches 0x00 and asserts an interrupt, if enabled.

The alarm timer is part of the RTC power domain and can be battery powered.

### 7.20 System control

#### 7.20.1 Configuration registers (CREG)

The following settings are controlled in the configuration register block:

- BOD trip settings
- Oscillator output
- DMA-to-peripheral muxing
- Ethernet mode
- Memory mapping

32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
I/O pins - hig	h drive strength: standard driv	/e mode					
I <sub>LH</sub>	HIGH-level leakage current	V <sub>I</sub> = V <sub>DD(IO)</sub> ; on-chip pull-down resistor disabled		-	3	-	nA
		V <sub>I</sub> = 5 V; T <sub>amb</sub> = 25 °C		-	0.6	-	nA
		V <sub>I</sub> = 5 V; T <sub>amb</sub> = 105 °C		-	65	-	nA
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4 V$		-4	-	-	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		4	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	drive HIGH; connected to ground	[10]	-	-	32	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[10]	-	-	32	mA
I/O pins - hig	h drive strength: medium driv	e mode			<b>I</b>	I	P
I <sub>LH</sub>	HIGH-level leakage current	V <sub>I</sub> = V <sub>DD(IO)</sub> ; on-chip pull-down resistor disabled		-	3	-	nA
		V <sub>I</sub> = 5 V; T <sub>amb</sub> = 25 °C		-	0.7	-	nA
		V <sub>I</sub> = 5 V; T <sub>amb</sub> = 105 °C		-	70	-	nA
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4 V$		-8	-	-	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		8	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	drive HIGH; connected to ground	[10]	-	-	65	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[10]	-	-	63	mA
I/O pins - hig	h drive strength: high drive m	ode		1		I	I
I <sub>LH</sub>	HIGH-level leakage current	V <sub>I</sub> = V <sub>DD(IO)</sub> ; on-chip pull-down resistor disabled		-	3	-	nA
		V <sub>I</sub> = 5 V; T <sub>amb</sub> = 25 °C		-	0.6	-	nA
		V <sub>I</sub> = 5 V; T <sub>amb</sub> = 105 °C		-	63	-	nA
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4 V$		-14	-	-	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		14	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	drive HIGH; connected to ground	[10]	-	-	113	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	drive LOW; connected to V <sub>DD(IO)</sub>	[10]	-	-	110	mA

## Table 11. Static characteristics ...continued

32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		8	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	drive HIGH; connected to ground	[10]	-	-	86	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[10]	-	-	76	mA
I <sub>pd</sub>	pull-down current	$V_{I} = V_{DD(IO)}$	[12] [13] [14]	-	62	-	μΑ
I <sub>pu</sub>	pull-up current	V <sub>1</sub> = 0 V	[12] [13] [14]	-	-62	-	μA
Open-drain	l <sup>2</sup> C0-bus pins	$V_{DD(IO)} < V_I \le 5 V$		-	0	-	μA
-				0.7 ×			V
V <sub>IH</sub>	HIGH-level input voltage			V <sub>DD(IO)</sub>	-	-	v
V <sub>IL</sub>	LOW-level input voltage			0	0.14	$0.3 \times V_{DD(IO)}$	V
V <sub>hys</sub>	hysteresis voltage			$0.1 \times V_{DD(IO)}$	-	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OLS</sub> = 3 mA		-	-	0.4	V
l <sub>LI</sub>	input leakage current	$V_{I} = V_{DD(IO)}$	[11]	-	4.5	-	μA
		V <sub>I</sub> = 5 V		-	-	10	μA
Oscillator pi	ins						
V <sub>i(XTAL1)</sub>	input voltage on pin XTAL1			-0.5	-	1.2	V
V <sub>o(XTAL2)</sub>	output voltage on pin XTAL2			-0.5	-	1.2	V
C <sub>io</sub>	input/output capacitance		[15]	-	-	0.8	pF
USB0 pins <sup>[1</sup>	<u>6]</u>						
VI	input voltage	on pins USB0_DP; USB0_DM; USB0_VBUS					
		$V_{DD(IO)} \ge 2.4 \text{ V}$		0	-	5.5	V
		$V_{DD(IO)} = 0 V$		0	-	3.6	V
R <sub>pd</sub>	pull-down resistance	on pin USB0_VBUS		48	64	80	kΩ
V <sub>IC</sub>	common-mode input	high-speed mode		-50	200	500	mV
	voltage	full-speed/low-speed mode		800	-	2500	mV
		chirp mode		-50	-	600	mV
V <sub>i(dif)</sub>	differential input voltage			100	400	1100	mV
USB1 pins (	USB1_DP/USB1_DM) <sup>[16]</sup>	· · · · · · · · · · · · · · · · · · ·		-			
I <sub>OZ</sub>	OFF-state output current	0 V < V <sub>I</sub> < 3.3 V	[16]	-	-	±10	μA

### Table 11. Static characteristics ... continued

Product data sheet

LPC185X\_3X\_2X\_1X

© NXP B.V. 2016. All rights reserved.

32-bit ARM Cortex-M3 microcontroller

## 10.4 BOD and band gap static characteristics

#### Table 13. BOD static characteristics<sup>[1]</sup>

 $T_{amb} = 25 \ ^{\circ}C$ ; simulated values for nominal processing.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>th</sub>	threshold voltage	interrupt level 2				
		assertion	-	2.95	-	V
		de-assertion	-	3.03	-	V
		interrupt level 3				
		assertion	-	3.05	-	V
		de-assertion	-	3.13	-	V
		reset level 2				
		assertion	-	2.1	-	V
		de-assertion	-	2.18	-	V
		reset level 3				
		assertion	-	2.2	-	V
		de-assertion	-	2.28	-	V

[1] Interrupt and reset levels are selected by writing to the BODLV1/2 bits in the control register CREGE0, see the LPC18xx user manual.

#### Table 14. Band gap characteristics

 $V_{DDA(3V3)}$  over specified ranges;  $T_{amb} = -40 \degree C$  to +105  $\degree C$ ; unless otherwise specified

Symbol	Parameter		Min	Тур	Max	Unit
V <sub>ref(bg)</sub>	band gap reference voltage	[1]	0.707	0.745	0.783	mV

[1] Based on characterization, not tested in production.

#### 32-bit ARM Cortex-M3 microcontroller

## 11.4 Crystal oscillator

#### Table 19. Dynamic characteristic: oscillator

 $T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C}; V_{DD(IO)} \text{ over specified ranges}; 2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}.$ 

Symbol	Parameter	Conditions		Min	Typ[2]	Max	Unit
Low-frequ	ency mode (1-20 M	Hz)[5]				L	
t <sub>jit(per)</sub>	period jitter time	5 MHz crystal	[3][4]	-	13.2	-	ps
		10 MHz crystal		-	6.6	-	ps
		15 MHz crystal		-	4.8	-	ps
High-freq	uency mode (20 - 25	MHz)[6]					
t <sub>jit(per)</sub>	period jitter time	20 MHz crystal	[3][4]	-	4.3	-	ps
		25 MHz crystal		-	3.7	-	ps

[1] Parameters are valid over operating temperature range unless otherwise specified.

- [2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [3] Indicates RMS period jitter.
- [4] PLL-induced jitter is not included.
- [5] Select HF = 0 in the XTAL\_OSC\_CTRL register.
- [6] Select HF = 1 in the XTAL\_OSC\_CTRL register.

## 11.5 IRC oscillator

#### Table 20. Dynamic characteristic: IRC oscillator

 $2.4 \text{ V} \le \text{V}_{DD(REG)(3V3)} \le 3.6 \text{ V}$ 

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
f <sub>osc(RC)</sub> inte		-40 °C $\leq$ T <sub>amb</sub> $<$ 0 °C	12.0 - 3 %	12.0	12.0 + 3 %	MHz
	oscillator frequency	$0~^{\circ}C \leq T_{amb} \leq 85~^{\circ}C$	12.0 - 1.5 %	12.0	12.0 + 1.5 %	MHz
	nequency	$85~^\circ C < T_{amb} \leq 105~^\circ C$	12.0 - 3 %	12.0	12.0 + 3 %	MHz

 Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

### 11.6 RTC oscillator

See Section 13.3 for connecting the RTC oscillator to an external clock source.

#### Table 21. Dynamic characteristic: RTC oscillator

 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}; 2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V or } 2.4 \text{ V} \le V_{BAT} \le 3.6 \text{ V}_{emb}^{[1]}$ 

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Мах	Unit
fi	input frequency	-	-	32.768	-	kHz
I <sub>CC(osc)</sub>	oscillator supply current			280	800	nA

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

#### 32-bit ARM Cortex-M3 microcontroller

- [2] Simulated using 10 cm of 50  $\Omega$  PCB trace with 5 pF receiver input. Rise and fall times measured between 80 % and 20 % of the full output signal level.
- [3] The slew rate is configured in the system control block in the SFSP registers using the EHS bit. See the LPC43xx user manual.
- [4]  $C_L = 20$  pF. Rise and fall times measured between 90 % and 10 % of the full input signal level.
- [5] The drive modes are configured in the system control block in the SFSP registers using the EHD bit. See the LPC18xx user manual.

## 11.9 I<sup>2</sup>C-bus

Table 24.	Dynamic	characteristic:	I <sup>2</sup> C-bus pins
-----------	---------	-----------------	---------------------------

 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}; 2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}.$ [1]

Symbol	Parameter		Conditions	Min	Max	Unit
f <sub>SCL</sub>	SCL clock frequency		Standard-mode	0	100	kHz
			Fast-mode	0	400	kHz
			Fast-mode Plus	0	1	MHz
t <sub>f</sub>	fall time	[3][4][5][6]	of both SDA and SCL signals Standard-mode	-	300	ns
			Fast-mode	20 + 0 1 × C	200	
				$20 + 0.1 \times C_b$	300	ns
			Fast-mode Plus	-	120	ns
t <sub>LOW</sub>	LOW period of the SCL clock		Standard-mode	4.7	-	μS
			Fast-mode	1.3	-	μS
			Fast-mode Plus	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		Standard-mode	4.0	-	μS
			Fast-mode	0.6	-	μS
			Fast-mode Plus	0.26	-	μs
t <sub>HD;DAT</sub>	data hold time	[2][3][7]	Standard-mode	0	-	μS
			Fast-mode	0	-	μS
			Fast-mode Plus	0	-	μS
t <sub>SU;DAT</sub>	data set-up time	[8][9]	Standard-mode	250	-	ns
			Fast-mode	100	-	ns
			Fast-mode Plus	50	-	ns
	1		1			

[1] Parameters are valid over operating temperature range unless otherwise specified. See the I<sup>2</sup>C-bus specification UM10204 for details.

[2] tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.


[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V<sub>IH</sub>(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[4] C<sub>b</sub> = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.

- [5] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [6] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [7] The maximum t<sub>HD;DAT</sub> could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of t<sub>VD;DAT</sub> or t<sub>VD;ACK</sub> by a transition time. This maximum must only be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [8] tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.

LPC185X 3X 2X 1X

32-bit ARM Cortex-M3 microcontroller




### 32-bit ARM Cortex-M3 microcontroller

### 11.16 SD/MMC

#### Table 34. Dynamic characteristics: SD/MMC

 $T_{amb} = -40$  °C to +105 °C, 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V,  $C_L = 20$  pF. Simulated values. SAMPLE\_DELAY = 0x9, DRV\_DELAY = 0x6 in the SDDELAY register sampled at 90 % and 10 % of the signal level, EHS = 1 for SD\_CLK pin, EHS = 0 for SD\_DATn and SD\_CMD pins. Simulated values.

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>clk</sub>	clock frequency	on pin SD_CLK; data transfer mode	-	52	MHz
t <sub>su(D)</sub>	data input set-up time	on pins SD_DATn as inputs	5.2	-	ns
		on pins SD_CMD as inputs	7	-	ns
t <sub>h(D)</sub>	data input hold time	on pins SD_DATn as inputs	0.2	-	ns
		on pins SD_CMD as inputs	-1	-	ns
t <sub>d(QV)</sub>	data output valid delay	on pins SD_DATn as outputs	-	15.7	ns
	time	on pins SD_CMD as outputs	-	15.9	ns
t <sub>h(Q)</sub>	data output hold time	on pins SD_DATn as outputs	3.5	-	ns
		on pins SD_CMD as outputs	3.5	-	ns



## 11.17 LCD

#### Table 35. Dynamic characteristics: LCD

 $T_{amb} = -40$  °C to 105 °C; 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V; C<sub>L</sub> = 20 pF. Simulated values.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>clk</sub>	clock frequency	on pin LCD_DCLK	-	50	-	MHz
t <sub>d(QV)</sub>	data output valid delay time		-	-	17	ns
t <sub>h(Q)</sub>	data output hold time		8.5	-	-	ns


### 32-bit ARM Cortex-M3 microcontroller


## Table 42. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency		External load capacitors $C_{X1}, C_{X2}$
12 MHz	< 160 Ω	18 pF, 18 pF
	< 160 Ω	39 pF, 39 pF
16 MHz	< 120 Ω	18 pF, 18 pF
	< 80 Ω	33 pF, 33 pF
20 MHz	< 100 Ω	18 pF, 18 pF
	< 80 Ω	33 pF, 33 pF

## Table 43.Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external<br/>components parameters) high frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R <sub>S</sub>	External load capacitors $C_{X1}$ , $C_{X2}$
15 MHz	< 80 Ω	18 pF, 18 pF
20 MHz	< 80 Ω	39 pF, 39 pF
	< 100 Ω	47 pF, 47 pF






## rig + i. olave mode operation of the on-only oscillate

133 of 155

### 32-bit ARM Cortex-M3 microcontroller



32-bit ARM Cortex-M3 microcontroller

## **19. Legal information**

#### 19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status [3] information is available on the Internet at URL http://www.nxp.com.

### 19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for guick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer. unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### Disclaimers 19.3

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 32-bit ARM Cortex-M3 microcontroller

7.21	Emulation and debugging
8	Limiting values 85
9	Thermal characteristics
10	Static characteristics
10.1	Power consumption
10.2	Peripheral power consumption
10.3	Electrical pin characteristics
10.4	BOD and band gap static characteristics 103
11	Dynamic characteristics 104
11.1	Flash/EEPROM memory 104
11.2	Wake-up times 105
11.3	External clock for oscillator in slave mode 105
11.4	Crystal oscillator 106
11.5	IRC oscillator 106
11.6	RTC oscillator 106
11.7	GPCLKIN 107
11.8	I/O pins
11.9	I <sup>2</sup> C-bus
11.10	I <sup>2</sup> S-bus interface
11.11 11.12	USART interface
	SSP interface
11.13 11.14	
11.14	USB interface
11.16	SD/MMC
11.17	LCD
11.18	SPIFI
12	ADC/DAC electrical characteristics 127
13	Application information
13.1	LCD panel signal usage
13.2	Crystal oscillator
13.3	RTC oscillator
13.4	XTAL and RTCX Printed Circuit Board
-	(PCB) layout guidelines 134
13.5	Standard I/O pin configuration
13.6	Reset pin configuration
13.7	Suggested USB interface solutions 135
14	Package outline 138
15	Soldering 142
16	Abbreviations 146
17	References
18	Revision history
10	140

19	Legal information	152
19.1	Data sheet status	152
19.2	Definitions	152
19.3	Disclaimers	152
19.4	Trademarks	153
20	Contact information	153
21	Contents	154

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2016.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 March 2016 Document identifier: LPC185X\_3X\_2X\_1X