



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 20x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f19155-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

									(********	-/		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue on</u> : MCLR	
Bank 9	•	•	•	•	•	•	•		•		•	
	CPU CORE REGISTERS: see Table 4-3 for specifics											
48Ch	SMT1TMRL				SMT11	ſMR				0000 0000	0000 0000	
48Dh	SMT1TMRH				SMT11	ſMR				0000 0000	0000 0000	
48Eh	SMT1TMRU				SMT11	ſMR				0000 0000	0000 0000	
48Fh	SMT1CPRL				xxxx xxxx	xxxx xxxx						
490h	SMT1CPRH				CPF	२				xxxx xxxx	xxxx xxxx	
491h	SMT1CPRU				CPF	२				xxxx xxxx	XXXX XXXX	
492h	SMT1CPWL				CPV	N				xxxx xxxx	xxxx xxxx	
493h	SMT1CPWH				CPV	N				xxxx xxxx	xxxx xxxx	
494h	SMT1CPWU				CPV	N				xxxx xxxx	xxxx xxxx	
495h	SMT1PRL				SMT1	PR				1111 1111	1111 1111	
496h	SMT1PRH				SMT1	PR				1111 1111	1111 1111	
497h	SMT1PRU				SMT1	PR				1111 1111	1111 1111	
498h	SMT1CON0	EN		STP	WPOL	SPOL	CPOL	SMT1	PS<1:0>	0-00 0000	0-00 0000	
499h	SMT1CON1	SMT1GO	REPEAT	_	—		MODE	E<3:0>		00 0000	00 0000	
49Ah	SMT1STAT	CPRUP	CPWUP	RST	—	—	TS	WS	AS	000000	000000	
49Bh	SMT1CLK	—	—	_	_	—		CSEL<2:0>		0000 0000	0000 0000	
49Ch	SMT1SIG	_	_	_			SSEL<4:0>			0000 0000	0000 0000	
49Dh	SMT1WIN	_	_	_			WSEL<4:0>			0000 0000	0000 0000	
49Eh	_		Unimplemented									
49Fh	—				Unimplen	nented						

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, g = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue on</u> : MCLR
Bank 60											
				CPU	CORE REGISTERS	; see Table 4-3 for	rspecifics				
1E0Ch					Unimpler	mented					
1E0Dh	_				Unimpler	mented					
1E0Eh	—				Unimplemented						
1E0Fh	CLCDATA	—	_	_	_	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT	0000 0000	0000 0000
1E10h	CLC1CON	LC1EN		LC10UT	LC1INTP	LC1INTN		LC1MODE<2:0	>	0-00000	0-000000
1E11h	CLC1POL	LC1POL		—	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	0 xxxx	0 uuuu
1E12h	CLC1SEL0	—	—			LC1D1S	6<5:0>			xxxx xxxx	uuuu uuuu
1E13h	CLC1SEL1	—	—			LC1D2S	6<5:0>			xxxx xxxx	uuuu uuuu
1E14h	CLC1SEL2	—	—			LC1D38	6<5:0>			xxxx xxxx	uuuu uuuu
1E15h	CLC1SEL3	—	_			LC1D4S	8<5:0>			xxxx xxxx	uuuu uuuu
1E16h	CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	xxxx xxxx	uuuu uuuu
1E17h	CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	xxxx xxxx	uuuu uuuu
1E18h	CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	xxxx xxxx	uuuu uuuu
1E19h	CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	xxxx xxxx	uuuu uuuu
1E1Ah	CLC2CON	LC2EN		LC2OUT	LC2INTP	LC2INTN		LC2MODE<2:0	>	0-00 0000	0-00 0000
1E1Bh	CLC2POL	LC2POL	_	—	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	0 xxxx	0 uuuu
1E1Ch	CLC2SEL0	—	_			LC2D18	8<5:0>			xxxx xxxx	uuuu uuuu
1E1Dh	CLC2SEL1	—				LC2D2S	6<5:0>			xxxx xxxx	uuuu uuuu
1E1Eh	CLC2SEL2	_				LC2D3S	6<5:0>			xxxx xxxx	uuuu uuuu
1E1Fh	CLC2SEL3	_	_			LC2D48	6<5:0>			xxxx xxxx	uuuu uuuu
1E20h	CLC2GLS0	LC2G1D4T	LC1G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	xx xxxx	uuuu uuuu
1E21h	CLC2GLS1	LC2G2D4T	LC1G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	xxxx xxxx	uuuu uuuu

PIC16(L)F19155/56/75/76/85/86

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

9.5 Active Clock Tuning

The Active Clock Tuning module (ACT) takes the SOSC frequency of 32.768 kHz and uses that time base to adjust the frequency of the HFINTOSC over voltage and temperature. The ACT module uses the same TUN<5:0> bits as supplied to the user. When clock recovery is enabled, the TUN bits are read-only to the user, and automatically updated.

PIC16(L)F19155/56/75/76/85/86



11.2 Sleep Mode

Sleep mode is entered by executing the SLEEP instruction, while the Idle Enable (IDLEN) bit of the CPUDOZE register is clear (IDLEN = 0). If the SLEEP instruction is executed while the IDLEN bit is set (IDLEN = 1), the CPU will enter the IDLE mode (Section 11.2.3 "Low-Power Sleep Mode").

Upon entering Sleep mode, the following conditions exist:

- 1. WWDT will be cleared but keeps running if enabled for operation during Sleep
- 2. The \overline{PD} bit of the STATUS register is cleared
- 3. The $\overline{\text{TO}}$ bit of the STATUS register is set
- 4. CPU Clock and System Clock
- 5. 31 kHz LFINTOSC, HFINTOSC and SOSC are unaffected and peripherals using them may continue operation in Sleep.
- 6. ADC is unaffected if the dedicated FRC oscillator is selected the conversion will be left abandoned if Fosc is selected and ADRES will have an incorrect value
- 7. I/O ports maintain the status they had before Sleep was executed (driving high, low, or high-impedance). This does not apply in the case of any asynchronous peripheral which is active and may affect the I/O port value
- 8. Resets other than WWDT are not affected by Sleep mode

Refer to individual chapters for more details on peripheral operation during Sleep.

I	U-0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0		
	_	NVMREGS	LWLO	FREE	WRERR ^(1,2,3)	WREN	WR ^(4,5,6)	RD		
bit 7								bit 0		
Legen	d:									
R = Readable bit			W = Writable bi	t	U = Unimplemented bit, read as '0'					
S = Bit can only be set			x = Bit is unkno	wn	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bi	it is set		'0' = Bit is clear	ed	HC = Bit is cleare	ed by hardware)			
bit 7		Unimplemente	d: Read as '0'							
bit 6		NVMREGS: Co 1 = Access EE 0 = Access PF	onfiguration Selec EPROM, DIA, DC ^E M	ct bit Cl, Configuratio	n, User ID and Dev	vice ID Register	rs			
bit 5	bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiated. 0 = The next WR command writes data or erases Otherwise: The bit is ignored									
bit 4	 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PFM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicated address is erased (to all 1s) to prepare for writing. All erase operations have completed normally. 									
bit 3		WRERR: Progr This bit is norm 1 = A write op NVMADR 0 = The progra	am/Erase Error I ally set by hardw eration was inter points to a write- am or erase oper	Flag bit ^(1,2,3) vare. rupted by a Re protected addr ration complete	eset, interrupted ur ess. d normally	lock sequence	, or WR was writt	en to one while		
bit 2		WREN: Program1 = Allows pro0 = Inhibits pro	m/Erase Enable ogram/erase cyclo ogramming/erasi	bit es ng of program	Flash					
bit 1		WR: Write Cont <u>When NVMRE(</u> 1 = Initiates th 0 = NVM prog	trol bit ^(4,5,6) <u>G:NVMADR poin</u> e operation indic ram/erase opera	ts to a PFM loc ated by Table ² tion is complete	<u>ation</u> : 13-4 e and inactive.					
bit 0		 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycl bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive 								
Note	1: Bit i 2: Bit r 3: Bit r 4: This 5: Ope 6: One	s undefined while must be cleared b may be written to bit can only be serations are self-ti te a write operatic	WR = 1. y software; hard '1' by software ir set by following the med, and the Willon is initiated, set	ware will not cle n order to imple ne unlock sequ R bit is cleared tting this bit to z	ear this bit. ment test sequence ence of Section 13 by hardware when zero will have no ef	es. 3.4.2 "NVM Un complete. ffect.	lock Sequence".			

REGISTER 13-5: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

7: Reading from EEPROM loads only NVMDATL<7:0> (Register 13-1).

19.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port Configuration
- Channel Selection
- ADC Voltage Reference Selection
- ADC Conversion Clock Source
- Interrupt Control
- Result Formatting
- Conversion Trigger Selection
- ADC Acquisition Time
- ADC Precharge Time
- Additional Sample and Hold Capacitor
- Single/Double Sample Conversion
- Guard Ring Outputs

19.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 14.0 "I/O Ports"** for more information.

Note: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

19.1.2 CHANNEL SELECTION

There are several channel selections available:

- Seven PORTA pins
- Eight PORTB pins
- Eight PORTD pins
- Temperature Indicator
- Seven PORTE pins
- Eight PORTF pins
- Seven PORTG pins
- VLCD3 Voltage divided by 4
- VBAT Voltage divided by 3
- DAC output
- Fixed Voltage Reference (FVR)
- Vss (ground)

The ADPCH register determines which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion.

Refer to **Section 19.2 "ADC Operation**" for more information.

19.1.3 ADC VOLTAGE REFERENCE

The PREF<1:0> bits of the ADREF register provide control of the positive voltage reference (VREF+). The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR outputs

The negative voltage reference (VREF-) source is:

• Vss

See **Section 18.0 "Fixed Voltage Reference (FVR)"** for more details on the Fixed Voltage Reference.

19.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCLK register and the CS bits of the ADCON0 register. If Fosc is selected as the ADC clock, there is a prescaler available to divide the clock so that it meets the ADC clock period specification. The ADC clock source options are the following:

- Fosc/(2*n)(where n is from 1 to 128)
- FRC (dedicated RC oscillator)

The time to complete one bit conversion is defined as TAD. Refer to Figure 19-2 for the complete timing details of the ADC conversion.

For correct conversion, the appropriate TAD specification must be met. Refer to Table 39-13 for more information. Table 19-1 gives examples of appropriate ADC clock selections.

- Note 1: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.
 - 2: The internal control logic of the ADC runs off of the clock selected by the CS bit of ADCON0. What this can mean is when the CS bit of ADCON0 is set to '1' (ADC runs on FRC), there may be unexpected delays in operation when setting ADC control bits.

PIC16(L)F19155/56/75/76/85/86



FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



© 2017 Microchip Technology Inc.

22.9 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Table 39-14 and Table 39-15 for more details.

22.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 22-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $1k\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u		
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable bit		U = Unimplemented bit, read as '0' u = Bit is unchanged					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7-0	CAL<7:0>: R 01111111 = 1 000000001 = 1 00000000 = 1 11111111 = 1	TC Drift Calibra Maximum positi Minimum positi No adjustment Minimum nega Maximum nega	ation bits ive adjustmen tive adjustmen tive adjustme	nt; adds 508 R t; adds four R1 nt; subtracts fo ent; subtracts 5	TC clock pulses TC clock pulses our RTC clock pu	every one mir every one min ulses every one ulses every one	ute e minute e minute		

REGISTER 24-2: RTCCAL: RTC CALIBRATION REGISTER

REGISTER 24-3: YEAR⁽¹⁾: YEAR VALUE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	YEARI	H<3:0>		YEARL<3:0>				
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4YEARH<3:0>: Binary Coded Decimal value of years '10' digit; contains a value from 0 to 9bit 3-0YEARL<3:0>: Binary Coded Decimal value of years '1' digit; contains a value from 0 to 9

Note 1: Writes to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 24-4: MONTH⁽¹⁾: MONTH VALUE REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	MONTHH	MONTHL<3:0>				
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4 MONTHH<0>: Binary Coded Decimal value of months '10' digit; valid values from 0 to 1

bit 3-0 MONTHL<3:0>: Binary Coded Decimal value of months '1' digit; valid values from 0 to 9

Note 1: Writes to the MONTH registers are only allowed when RTCWREN = 1.

26.1 Timer1 Operation

The Timer1 modules are 16-bit incrementing counters which are accessed through the TMR1H:TMR1L register pairs. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

The timer is enabled by configuring the TMR1ON and GE bits in the T1CON and T1GCON registers, respectively. Table 26-1 displays the Timer1 enable selections.

TABLE 26-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
1	1	Count Enabled
1	0	Always On
0	1	Off
0	0	Off

26.2 Clock Source Selection

The T1CLK register is used to select the clock source for the timer. Register 26-3 shows the possible clock sources that may be selected to make the timer increment.

26.2.1 INTERNAL CLOCK SOURCE

When the internal clock source Fosc is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the respective Timer1 prescaler.

When the Fosc internal clock source is selected, the timer register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the TMR1H:TMR1L value. To utilize the full resolution of the timer in this mode, an asynchronous input signal must be used to gate the timer clock input.

Out of the total timer gate signal sources, the following subset of sources can be asynchronous and may be useful for this purpose:

- · CLC4 output
- CLC3 output
- CLC2 output
- CLC1 output
- · Zero-Cross Detect output
- · Comparator2 output
- Comparator1 output
- TxG PPS remappable input pin

26.2.2 EXTERNAL CLOCK SOURCE

When the timer is enabled and the external clock input source (ex: T1CKI PPS remappable input) is selected as the clock source, the timer will increment on the rising edge of the external clock input.

When using an external clock source, the timer can be configured to run synchronously or asynchronously, as described in Section 26.5 "Timer Operation in Asynchronous Counter Mode".

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used connected to the SOSCI/SOSCO pins.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - · The timer is first enabled after POR
 - Firmware writes to TMR1H or TMR1L
 - · The timer is disabled
 - The timer is re-enabled (e.g., TMR1ON-->1) when the T1CKI signal is currently logic low.

27.6 Timer2/4 Operation During Sleep

When PSYNC = 1, Timer2/4 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and T2PR registers will remain unchanged while processor is in Sleep mode.

When PSYNC = 0, Timer2/4 will operate in Sleep as long as the clock source selected is also still running. Selecting the LFINTOSC, MFINTOSC, or HFINTOSC oscillator as the timer clock source will keep the selected oscillator running during Sleep.

R/W/HC-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
SMTxGO	REPEAT	—	_		MODE	<3:0>	
bit 7							bit 0
Legend:							
HC = Bit is clea	ared by hardwa	are		HS = Bit is se	t by hardware		
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	Iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on condi	tion	
bit 7 SMTxGO: SMT GO Data Acquisition bit 1 = Incrementing, acquiring data is enabled 0 = Incrementing, acquiring data is disabled							
bit 6	1 = Repeat D 0 = Single Ac	T Repeat Acquate Acquate Acquisition at a Acquisition mode	mode is enable is enabled	led			
bit 5-4	Unimplemen	ted: Read as '	כי				
bit 3-0	MODE<3:0> = 1111 = Reser •	SMT Operatior rved	Mode Select	bits			
	•						
	1011 = Reset 1010 = Windo 1001 = Gated 1000 = Coun 0111 = Captu 0110 = Time 0101 = Gated 0100 = Windo 0011 = High a 0010 = Period 0001 = Gated 0000 = Timer	rved owed counter d counter ter of flight d windowed me owed measure and low time m d and Duty-Cyo d Timer	easure leasurement cle Acquisition				

REGISTER 28-2: SMTxCON1: SMT CONTROL REGISTER 1

31.1.2 PUSH-PULL MODE

In Push-Pull mode, two output signals are generated, alternating copies of the input as illustrated in Figure 31-2. This alternation creates the push-pull effect required for driving some transformer-based power supply designs.

The push-pull sequencer is reset whenever EN = 0 or if an auto-shutdown event occurs. The sequencer is clocked by the first input pulse, and the first output appears on CWG1A.

The unused outputs CWG1C and CWG1D drive copies of CWG1A and CWG1B, respectively, but with polarity controlled by the POLC and POLD bits of the CWG1CON1 register, respectively.

31.1.3 FULL-BRIDGE MODES

In Forward and Reverse Full-Bridge modes, three outputs drive static values while the fourth is modulated by the input data signal. In Forward Full-Bridge mode, CWG1A is driven to its active state, CWG1B and CWG1C are driven to their inactive state, and CWG1D is modulated by the input signal. In Reverse Full-Bridge mode, CWG1C is driven to its active state, CWG1A and CWG1D are driven to their inactive states, and CWG1B is modulated by the input signal. In Full-Bridge mode, the dead-band period is used when there is a switch from forward to reverse or vice-versa. This dead-band control is described in Section 31.5 "Dead-Band Control", with additional details in Section 31.6 "Rising Edge and Reverse Dead Band" and Section 31.7 "Falling Edge and Forward Dead Band".

The mode selection may be toggled between forward and reverse toggling the MODE<0> bit of the CWG1CON0 while keeping MODE<2:1> static, without disabling the CWG module.

INE OID I EIN U	12. 0001			ERECICIEN	•					
U-0	U-0	R-x	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
_	—	IN	—	POLD	POLC	POLB	POLA			
bit 7							bit 0			
										
Legend:										
R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	l as '0'					
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared	q = Value de	pends on condit	ion				
bit 7-6	Unimplemen	Unimplemented: Read as '0'								
bit 5	IN: CWG Inpu	ut Value bit								
bit 4	Unimplemen	ted: Read as '	כ'							
bit 3	POLD: CWG	1D Output Pola	rity bit							
	1 = Signal ou	itput is inverted	polarity							
	0 = Signal ou	Itput is normal	polarity							
bit 2	POLC: CWG	1C Output Pola	rity bit							
	1 = Signal ou	Itput is inverted	polarity							
		itput is normal	polarity							
bit 1	POLB: CWG	1B Output Pola	rity bit							
	1 = Signal ou	Itput is inverted	l polarity							
hit O			pularity							
		TA Output Pola	rity Dit							
	1 = Signal ou 0 = Signal ou	itput is inverted	i polarity polarity							

REGISTER 31-2: CWG1CON1: CWG1 CONTROL REGISTER 1

33.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 33.5.6 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This \overline{ACK} value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not \overline{ACK}), then the data transfer is complete. When the not \overline{ACK} is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

33.5.3.1 Slave Mode Bus Collision

A slave receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCL1IF bit of the PIR3 register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

33.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 33-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



DS40001923A-page 539

R/W-0/0	R/W-0/0	R-0	R-0	R-0	R/W-0/0	R/W-0/0	R/W-0/0		
LPEN	EN5V	—	—	—	BIAS2	BIAS1	BIAS0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 7	LPEN: LCD C 1 = LCD Cha 0 = LCD Cha	charge Pump Lo rge Pump is op rge Pump is op	ow Power Ena perating in Low perating in Nor	ble (Low-Curre /-Current mode mal-Current mo	nt (LC) mode	enable)			
bit 6	EN5V: 5V Rat 1 = The pump 0 = The pump	nge Enable bit 9 generates 5.0 9 generates 3.5	V voltage rang V voltage rang	je je					
bit 5-3	Reserved: Re	ead as '0'							
bit 2-0	BIAS<2:0>: Boost Pump Voltage Output Control bits (Only valid when LCDVSRC<2:0> = 100, 101, 110) When EN5V = 0 111 = Set boost pump output to 3.50V 110 = Set boost pump output to 3.40V 101 = Set boost pump output to 3.30V 100 = Set boost pump output to 3.20V 011 = Set boost pump output to 3.10V 010 = Set boost pump output to 3.00V 001 = Set boost pump output to 2.90V 000 = Set boost pump output to 2.80V When EN5V = 1 111 = Set boost pump output to 5.01V 110 = Set boost pump output to 4.83V 101 = Set boost pump output to 4.66V 100 = Set boost pump output to 4.48V 011 = Set boost pump output to 4.31V 010 = Set boost pump output to 4.35V 011 = Set boost pump output to 3.95V 000 = Set boost pump output to 3.78V								

REGISTER 35-5: LCDVCON1: LCD VOLTAGE CONTROL 1 BITS

PIC16(L)F19155/56/75/76/85/86

918hUnringle-mentadU917h	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
SICD	51Bh	—	Unimplemented									
6 DnUnitySet UnitySet Unity<	51Ch	_	Unimplemented									
94B0	51Dh	—		Unimplemented								
61PhUnimplementedI58Ch	51Eh	—		Unimplemented								
SeCnUnimplementedSec68PnSecSecSecSec68PnSecSecSecSec68PnSecSecSecSec68PnSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nTotsSecSecSecSec598nTotsSecSecSecSec598nTotsSecSecSec </td <td>51Fh</td> <td>_</td> <td></td> <td colspan="9">Unimplemented</td>	51Fh	_		Unimplemented								
680h581h590h591h592h<	58Ch	_		Unimplemented								
SeBn	58Dh	—				Unimple	emented					
SePhUnimplemented590hUnimplemented593hUnimplemented593hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594h594h594h594h594hTM60H594hTM60H594hTM60H <td>58Eh</td> <td>_</td> <td></td> <td></td> <td></td> <td>Unimple</td> <td>emented</td> <td></td> <td></td> <td></td> <td></td>	58Eh	_				Unimple	emented					
500hUnimplementedU591h593hUnimplemented593hUnimplemented594hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596h596h596h596h596h596h596h596h596h596h596h596h596h596h </td <td>58Fh</td> <td>_</td> <td></td> <td></td> <td></td> <td>Unimple</td> <td>emented</td> <td></td> <td></td> <td></td> <td></td>	58Fh	_				Unimple	emented					
6n in62nImage623nImage634nImage634nImage636nImage636nImage636nImage636nImage636nImage636nImage637nImage637nImage637nImage638nImage639nImage639nImage639nImage639nImage639nImage639nImage639nImage639nTMR0HImage1590nTMR0HImage6391nTMCON0TOE70001TOEN6391nTOCON0TOEN640nCWG10BR650nCWG10BR651nCWG10BR661nCWG10BR	590h	_				Unimple	emented					
682h500h	591h	—				Unimple	emented					
93h Unimplemented 93h <	592h	_				Unimple	emented					
694h — Unimplemented Use of the term of term	593h	_				Unimpl	emented					
695hUnimplemented696hUnimplemented59597hUnimplemented59598hUnimplemented59699hUnimplemented59598hUnimplemented59598hUnimplemented59598hUnimplemented59598hUnimplemented59690hTMR0HTMR0H50592hTMR0HTMR0H50592hTOCON1TOCS<20>50368600hCWG1CKCON10600hCWG1CBR10600hCWG1DBR10600hCWG1DBR10600hCWG1DBR10611hCWG1C0N0ENLD10612hCWG1AS1POLDPOLCPOLBPOLA613hCWG1AS1489613h618h489619h489619h	594h					Unimple	emented					
596h — Unimplemented Unimplemented Imagemented Imagem	595h					Unimple	emented					
\$97hUnimplementedImage: Second Condition of Condit	596h					Unimple	emented					
S98hUnimplemented599hUnimplemented595594hUnimplemented595596hUnimplemented595597hTMROLTMROL595597hTOCN0TOENTO1681TTOUTPS<3.0>368597hTOCON1TOCS<2.0>TO1681TTOUTPS<3.0>369602hCWG1CLKCON492605hCWG1DBRIS<3.0>492605hCWG1DBRIS<3.0>492605hCWG1DBRIS<3.0>482605hCWG1DBFIS<3.0>482605hCWG1DBFIS<3.0>482619hCWG1CN0ENLDMODE619hCWG1CN0ENLDMODE619hCWG1AS1ISAC<1.0>619hOVRDOVRCOVRBOVRASTRDSTRESTRA619hUnimplemented619hUnimplemented619h619h619h	597h					Unimple	emented					
599hUnimplemented59AhUnimplemented59BhUnimplemented59ChTMR0LTMR0HTMR0H59DhTMR0HTOCN0TOENT00UTT016BITT00UTPS<3:0-	598h					Unimple	emented					
	599h	—				Unimple	emented					
59Bh Unimplemented TMROL TMROL TMROL TMROH Second Second TMROL TMROH Second	59Ah	—				Unimple	emented					
	59Bh	—		Unimplemented								
	59Ch	TMR0L				TM	R0L					
TOPRTOPRTOUTPS<3:0>S6859FhTOCON1TOCS<2:0>TOASYNCTOCKPS<3:0>36859FhTOCON1TOCS<2:0>TOASYNCTOCKPS<3:0>36960ChCWG1CLKCON49260DhCWG1DBR49260EhCWG1DBR49260EhCWG1DBR48860FhCWG1DBFDBF<5:0>488610hCWG1CON0ENLDMODE<2:0	59Dh	TMR0H				ТМ	R0H					
59EhTOCONOTOEN—TOOUTTO16BITTOOUTPS<3.0>36859FhTOCON1TOCS<2.0>TOASYNCTOCKPS<3.0>36960ChCWG1CLKCON——————36960DhCWG1BM——————CS49260EhCWG1DBR—————US3.0>49260EhCWG1DBF————BR<5.0>488610hCWG1CON0ENLD———MODE<2.0>486611hCWG1CON1——IN—POLDPOLCPOLBPOLA487612hCWG1AS0SHUT- DOWNRENLSBC<1.0>LSAC<1.0>——489613hCWG1AS1————AS4EAS3EAS2EAS1EAS0E490614hCWG1STROVRDOVRCOVRBOVRASTRDSTRCSTRBSTRA491615h—————————			TOPR									
S9Fh T0CON1 T0CS<2:0> T0ASYNC T0CKPS<3:0> 369 60Ch CWG1CLKCON - - - - - CS 492 60Dh CWG1DBR - - - - - CS 492 60Eh CWG1DBR - - - DBF<5:0> 488 60Fh CWG1DBF - - DBF<5:0> 488 610h CWG1DBF - - MODE<	59Eh	T0CON0	T0EN	_	TUOUT	T016BIT		T0OU	TPS<3:0>		368	
60Ch CWG1CLKCON CS 492 60Dh CWG1LM IS<3:0> 492 60Eh CWG1DBR IS<3:0> 492 60Eh CWG1DBR BR<	59Fh	T0CON1		T0CS<2:0>	•	TOASYNC		TOCK	(PS<3:0>		369	
60Dh CWG1ISM IS<3.0> 492 60Eh CWG1DBR DBR<5:0> 488 60Fh CWG1DBF DBR<5:0> 488 610h CWG1DBF DBF<5:0> 488 610h CWG10D0 EN LD MODE 486 611h CWG1C0N0 EN LD MODE POLA 487 611h CWG1AS0 SHUT- DOWN REN LSBD<1:0> LSAC<1:0> 489 613h CWG1AS1 AS4E AS3E AS2E AS1E AS0E 490 614h CWG1STR OVRD OVRC OVRB OVRA STRD STRC STRB STRA 491 615h Unimplemented	60Ch	CWG1CLKCON	_	—	_			CS	492			
60EhCWG1DBRDBR<5:0>48860FhCWG1DBFDBF<5:0>488610hCWG1DBFMODE<2:0>486611hCWG1CON0ENLDMODE<2:0>486611hCWG1CON1INPOLDPOLCPOLBPOLA487612hCWG1AS0SHUT- DOWNRENLSBD<1:0>LSAC<1:0>489613hCWG1AS1AS4EAS3EAS2EAS1EAS0E490614hCWG1STROVRDOVRCOVRBOVRASTRDSTRCSTRBSTRA491615hUnimplementedSTRCSTRBSTRA491616hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented	60Dh	CWG1ISM	_	—	_	_		IS	<3:0>	•	492	
$\begin{array}{ c c c } \hline 00Fh & CWG1DBF & - & - & - & DF <5:0> & 488 \\ \hline 610h & CWG1CON0 & EN & LD & - & - & - & MODE <2:0> & 486 \\ \hline 611h & CWG1CON1 & - & - & IN & - & POLD & POLC & POLB & POLA & 487 \\ \hline 612h & CWG1AS0 & SHUT DOWN & REN & LSBD <1:0> & LSAC <1:0> & - & - & 489 \\ \hline 613h & CWG1AS1 & - & - & - & AS4E & AS3E & AS2E & AS1E & AS0E & 490 \\ \hline 614h & CWG1STR & OVRD & OVRC & OVRB & OVRA & STRD & STRC & STRB & STRA & 491 \\ \hline 615h & - & & & & & & \\ \hline 616h & - & & & & & & \\ \hline 616h & - & & & & & & \\ \hline 617h & - & & & & & & \\ \hline 617h & - & & & & & & \\ \hline 618h & - & & & & & & \\ \hline 617h & - & & & & & \\ \hline 618h & - & & & & & \\ \hline 618h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 610h & - & & & & \\ \hline 611h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & \\ \hline 612h & - & & \\ \hline 612h & - & & & \\ \hline 612h & - & & \\ \hline 61$	60Eh	CWG1DBR	_	—			DBF	२<5:0>			488	
$\begin{array}{c c c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c c$	60Fh	CWG1DBF	_	—			DB	=<5:0>			488	
$\begin{array}{c c c c c c } \hline \mbox{CWG1CON1} & - & - & \mbox{IN} & - & \mbox{POLD} & \mbox{POLC} & \mbox{POLB} & \mbox{POLA} & \mbox{487} \\ \hline \mbox{612h} & \mbox{CWG1AS0} & \mbox{SHUT} & \mbox{REN} & \mbox{LSBD<1:0} & \mbox{LSBD<1:0} & \mbox{LSAC<1:0} & - & \mbox{ISAC} & \mbox{A82E} & \mbox{AS1E} & \mbox{AS2E} & \mbox{AS1E} & \mbox{AS0E} & \mbox{490} \\ \hline \mbox{613h} & \mbox{CWG1AS1} & - & - & \mbox{IND} & \mbox{OVRD} & \mbox{OVRD} & \mbox{OVRD} & \mbox{OVRB} & \mbox{OVRA} & \mbox{STRD} & \mbox{STRC} & \mbox{STRB} & \mbox{STRA} & \mbox{491} \\ \hline \mbox{615h} & & & \mbox{Inimplemented} & \mbox$	610h	CWG1CON0	EN	EN LD — — — MODE<2:0>					486			
612h $CWG1AS0$ $SHUT-DOWN$ REN $LSBD<1:0>$ $LSAC<1:0>$ $ 489$ $613h$ $CWG1AS1$ $ AS4E$ $AS3E$ $AS2E$ $AS1E$ $AS0E$ 490 $614h$ $CWG1STR$ $OVRD$ $OVRC$ $OVRB$ $OVRA$ $STRD$ $STRC$ $STRB$ $STRA$ 491 $615h$ $ Unimplemented$ $GTRB$ $STRA$ 491 $616h$ $ Unimplemented$ $GTRB$ $STRA$ 491 $617h$ $ Unimplemented$ $GTRB$ $STRB$ $STRA$ 491 $618h$ $ Unimplemented$ $GTRB$ $GTRB$ $GTRB$ $GTRB$ $GTRB$ $619h$ $ Unimplemented$ $GTRB$ $GTRBB$ $GTRBB$ $GTRBB$ $GTRBB$ $GTRBB$ $GTRBBB$ $GTRBBB$ $GTRBBB$ $GTRBBBB$ $GTRBBBB$ $GTRBBBBBB$ $GTRBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB$	611h	CWG1CON1	_	—	IN	_	POLD	POLC	POLB	POLA	487	
613h CWG1AS1 - - AS4E AS3E AS2E AS1E AS0E 490 614h CWG1STR OVRD OVRC OVRB OVRA STRD STRC STRB STRA 491 615h - - Unimplemented STRD STRC STRB STRA 491 616h - - Unimplemented STRD	612h	CWG1AS0	SHUT- DOWN	REN	LSB	LSAC<1:0>		_	489			
614h CWG1STR OVRD OVRC OVRB OVRA STRD STRC STRB STRA 491 615h Unimplemented Unimplemented Image: Strassing of the	613h	CWG1AS1	_	—	_	AS4E	AS3E	AS2E	AS1E	AS0E	490	
615hUnimplemented616hUnimplemented617hUnimplemented618hUnimplemented619hUnimplemented614hUnimplemented618h618h618h </td <td>614h</td> <td>CWG1STR</td> <td>OVRD</td> <td>OVRC</td> <td>OVRB</td> <td>OVRA</td> <td>STRD</td> <td>STRC</td> <td>STRB</td> <td>STRA</td> <td>491</td>	614h	CWG1STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	491	
616hUnimplemented617hUnimplemented618hUnimplemented619hUnimplemented61AhUnimplemented61BhUnimplemented61ChUnimplemented61DhUnimplemented61EhUnimplemented61FhUnimplemented61FhUnimplemented61FhUnimplemented61FhUnimplemented68ChUnimplemented	615h	_		Unimplemented								
617hUnimplemented618hUnimplemented619hUnimplemented61AhUnimplemented61BhUnimplemented61ChUnimplemented61DhUnimplemented61EhUnimplemented61EhUnimplemented61FhUnimplemented68ChUnimplemented	616h	_				Unimple	emented					
618hUnimplemented619hUnimplemented61AhUnimplemented61BhUnimplemented61ChUnimplemented61ChUnimplemented61DhUnimplemented61EhUnimplemented61EhUnimplemented61FhUnimplemented68ChUnimplemented	617h	_				Unimple	emented					
619h—Unimplemented61Ah—Unimplemented61Bh—Unimplemented61Ch—Unimplemented61Dh—Unimplemented61Eh—Unimplemented61Fh—Unimplemented68Ch—Unimplemented	618h	_		Unimplemented								
61AhUnimplemented61BhUnimplemented61ChUnimplemented61DhUnimplemented61EhUnimplemented61FhUnimplemented68ChUnimplemented	619h	_		Unimplemented								
61Bh — Unimplemented 61 61Ch — Unimplemented 61 61Dh — Unimplemented 61 61Eh — Unimplemented 61 61Fh — Unimplemented 61 68Ch — Unimplemented 61	61Ah	_	Unimplemented									
61Ch — Unimplemented 61Dh — Unimplemented 61Eh — Unimplemented 61Fh — Unimplemented 68Ch — Unimplemented	61Bh		Unimplemented									
61Dh Unimplemented 61Eh Unimplemented 61Fh Unimplemented 68Ch Unimplemented	61Ch		Unimplemented									
61Eh — Unimplemented 61Fh — Unimplemented 68Ch — Unimplemented	61Dh	—	Unimplemented									
61Fh — Unimplemented 68Ch — Unimplemented	61Eh	—				Unimple	emented					
68Ch — Unimplemented	61Fh	—				Unimple	emented					
	68Ch	_	Unimplemented									

TABLE 38-1: REGISTER FILE SUMMARY FOR PIC16(L)F19155/56/75/76/85/86 DEVICES

Legend: x = unknown, u = unchanged, g = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.
 Note 1: Unimplemented data memory locations, read as '0'.

TABLE 39-11: RESET, WDT, OSCILLATOR START-UP TIMER, POWER-UP TIMER, BROWN-OUT RESET AND LOW-POWER BROWN-OUT RESET SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
RST01*	TMCLR	MCLR Pulse Width Low to ensure Reset	2			μS		
RST02*	Tioz	I/O high-impedance from Reset detection	_	_	2	μS		
RST03	TWDT	Watchdog Timer Time-out Period	_	16	_	ms	16 ms Wominal-Resot Time	
RST04*	TPWRT	Power-up Timer Period	_	65	_	ms		
RST05	VBOR	Brown-out Reset Voltage ⁽⁴⁾		2.70 2.45 1.90		× ×	BORV = 8 BORV = 1 (PIC16F19155/56/75/76/85/86) BØRV = 1 (PIC16(L)F19155/56/75/76/85/ 86)	
RST06	VBORHYS	Brown-out Reset Hysteresis	_	40	$\overline{)}$	_ mV∖_		
RST07	TBORDC	Brown-out Reset Response Time	— .	3	1	hs		
RST08	VLPBOR	Low-Power Brown-out Reset Voltage	$\overline{\ }$	2,45		_/v		

* These parameters are characterized but not tested.
 † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 39-12: ANALOG-TO-DIGITAL CONVERTER (ADC) ACCURACY SPECIFICATIONS^(1,2)

VDD = 3.0V, TA = 25°C									
Param. No.	Sym.	Characteristic	Min.	∨ Typ†	Max.	Units	Conditions		
AD01	Nr	Resolution	~ — Ť	_	12	bit			
AD02	EIL	Integral Error	$\geq -$	±0.2	±1.0	LSb	ADCREF+ = 3.0V		
AD03	Edl	Differential Error	—	±0.2	±1.0	LSb	ADCREF+ = 3.0V		
AD04	EOFF	Offset Error	—	6	_	LSb	ADCREF+ = 3.0V		
AD05	Egn	Gain Error	—	6	_	LSb	ADCREF+ = 3.0V		
AD06	VADREF	ADC-Reference Voltage	1.8	—	Vdd	V			
AD07	VAIN	Full-Scale Range	—	_	ADREF+	V			
AD08		Recommended Impedance of Analog Voltage Source	—	1	-	kΩ			
AD09	RVREF	ADC Voltage Reference Ladder	—	50	_	kΩ			

/ These parameters are characterized but not tested.

Data/in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Use of the ADC charge pump to improve linearity performance is recommended for VDD <= 2.5V

2: This is the impedance seen by the VREF pads when the external reference pads are selected.

Note 1: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. $0.1 \ \mu$ F and $0.01 \ \mu$ F values in parallel are recommended.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support