



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 32MHz  |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                  |
| Peripherals                | Brown-out Detect/Reset, LCD, POR, PWM, WDT                                 |
| Number of I/O              | 24   |
| Program Memory Size        | 28KB (16K x 14)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 256 x 8  |
| RAM Size                   | 2K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V  |
| Data Converters            | A/D 20x12b; D/A 1x5b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Through Hole   |
| Package / Case             | 28-DIP (0.300", 7.62mm)  |
| Supplier Device Package    | 28-SPDIP   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16f19156-i-sp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.0 DEVICE OVERVIEW

The PIC16(L)F19155/56/75/76/85/86 are described within this data sheet. The PIC16(L)F19155/56/75/76/85/86 devices are available in 48-pin TQFP and UQFN, 44-pin TQFP and UQFN, 40-pin PDIP and 28-pin SPDIP, SOIC, SSOP and UQFN packages. Figure 1-1 shows a block diagram of the PIC16(L)F19155/56/75/76/85/86 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

## TABLE 1-1: DEVICE PERIPHERAL SUMMARY

| Peripheral   |                       | PIC16(L)F19155/56/75/76/85/86 |
|--|-----------------------|-------------------------------|
| Analog-to-Digital Converter with Computation                                   | n (ADC <sup>2</sup> ) | •                             |
| Digital-to-Analog Converter (DAC1)   |                       | ٠                             |
| Fixed Voltage Reference (FVR)  |                       | •                             |
| Enhanced Universal Synchronous/Asynchrono<br>Transmitter (EUSART1 and EUSART2) | ous Receiver/         | ٠                             |
| Temperature Indicator Module (TIM)   |                       | •                             |
| Zero-Cross Detect (ZCD1)   |                       | •                             |
| Real-Time Calendar and Clock (RTCC)  |                       | •                             |
| Liquid Crystal Display (LCD)   |                       | •                             |
| Capture/Compare/PWM Modules (CCP)  |                       |                               |
|  | CCP1                  | ٠                             |
|  | CCP2                  | •                             |
| Comparator Module (Cx)   |                       |                               |
|  | C1                    | ٠                             |
|  | C2                    | ٠                             |
| Configurable Logic Cell (CLC)  |                       |                               |
|  | CLC1                  | ٠                             |
|  | CLC2                  | ٠                             |
|  | CLC3                  | •                             |
|  | CLC4                  | •                             |
| Complementary Waveform Generator (CWG)   |                       |                               |
|  | CWG1                  | ٠                             |
| Master Synchronous Serial Ports (MSSP)   | 1                     |                               |
|  | MSSP1                 | ٠                             |
| Pulse-Width Modulator (PWM)  |                       |                               |
|  | PWM3                  | ٠                             |
|  | PWM4                  | •                             |
| Signal Measure Timer (SMT)   | SMT1                  | •                             |
| Timers   |                       | l                             |
|  | Timer0                | •                             |
|  | Timer1                | •                             |
|  | Timer2                | •                             |
|  | Timer4                | •                             |
|  | -                     |                               |

| Name   | Function              | Input Type | Output<br>Type | Description   |  |  |
|--|-----------------------|------------|----------------|---|--|--|
| RB3/C1IN2-/C2IN2-/IOCB3/ANB3/SEG11/COM6/   | RB3                   | TTL/ST     | CMOS/OD        | General purpose I/O.  |  |  |
| SEGCFLY2   | C1IN2-                | AN         | _              | Comparator negative input.                                      |  |  |
|  | C2IN2-                | AN         | _              | Comparator negative input.                                      |  |  |
|  | IOCB3                 | TTL/ST     | _              | Interrupt-on-change input.                                      |  |  |
|  | ANB3                  | AN         | _              | ADC Channel input.  |  |  |
|  | SEG11                 | _          | AN             | LCD Analog output.  |  |  |
|  | COM6                  | _          | AN             | LCD Driver Common Outputs.                                      |  |  |
|  | SEGCFLY2              | AN         | —              | LCD Drive Charge Pump Capacitor Inputs                          |  |  |
| RB4/ADCACT <sup>(1)</sup> /IOCB4/ANB4/COM0   | RB4                   | TTL/ST     | CMOS/OD        | General purpose I/O.  |  |  |
|  | ADCACT <sup>(1)</sup> | TTL/ST     | —              | ADC Auto-Conversion Trigger input                               |  |  |
|  | IOCB4                 | TTL/ST     | —              | Interrupt-on-change input.                                      |  |  |
|  | ANB4                  | AN         | _              | ADC Channel input.  |  |  |
|  | COM0                  | _          | AN             | LCD Driver Common Outputs.                                      |  |  |
| RB5/T1G <sup>(1)</sup> /IOCB5/ANB5/SEG13/COM1  | RB5                   | TTL/ST     | CMOS/OD        | General purpose I/O.  |  |  |
|  | T1G <sup>(1)</sup>    | —          | —              | Timer1 Gate input.  |  |  |
|  | IOCB5                 | TTL/ST     | _              | Interrupt-on-change input.                                      |  |  |
|  | ANB5                  | AN         | _              | ADC Channel input.  |  |  |
|  | SEG13                 | _          | AN             | LCD Analog output.  |  |  |
|  | COM1                  | _          | AN             | LCD Driver Common Outputs.                                      |  |  |
| RB6/CK2 <sup>(3)</sup> /TX2 <sup>(1)</sup> /CLCIN2 <sup>(1)</sup> /IOCB6/ANB6/SEG14/ | RB6                   | TTL/ST     | CMOS/OD        | General purpose I/O.  |  |  |
| ICSPCLK  | CK2 <sup>(3)</sup>    | —          | —              | EUSART synchronous clock out                                    |  |  |
|  | TX2 <sup>(1)</sup>    | _          | —              | EUSART asynchronous TX data out                                 |  |  |
|  | CLCIN2 <sup>(1)</sup> | _          | _              | Configurable Logic Cell source input.                           |  |  |
|  | IOCB6                 | TTL/ST     | _              | Interrupt-on-change input.                                      |  |  |
|  | ANB6                  | AN         | _              | ADC Channel input.  |  |  |
|  | SEG14                 | _          | AN             | LCD Analog output.  |  |  |
|  | ICSPCLK               | ST         | _              | In-Circuit Serial Programming™ and debugging clock input.       |  |  |
| RB7/DK2 <sup>(3)</sup> /RX2 <sup>(1)</sup> /CLCIN3 <sup>(1)</sup> /IOCB7/ANB7/SEG15/ | RB7                   | TTL/ST     | CMOS/OD        | General purpose I/O.  |  |  |
| DAC1OUT2/ICSPDAT   | DK2 <sup>(3)</sup>    | —          | _              | EUSART synchronous data output                                  |  |  |
|  | RX2 <sup>(1)</sup>    | _          | _              | EUSART receive input.   |  |  |
|  | CLCIN3 <sup>(1)</sup> | _          | _              | Configurable Logic Cell source input.                           |  |  |
|  | IOCB7                 | TTL/ST     | _              | Interrupt-on-change input.                                      |  |  |
|  | ANB7                  | AN         | _              | ADC Channel input.  |  |  |
|  | SEG15                 | _          | AN             | LCD Analog output.  |  |  |
|  | DAC1OUT2              | _          | AN             | Digital-to-Analog Converter output.                             |  |  |
|  | ICSPDAT               | TTL/ST     | TTL/ST         | In-Circuit Serial Programming™ and debugging data input/output. |  |  |

## TABLE 1-2: PIC16(L)F19155/56 PINOUT DESCRIPTION (CONTINUED)

Legend: AN = Analog input or output TTL = TTL compatible input' HV = High Voltage

ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ 

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

XTAL = Crystal levels

| Name  | Function              | Input<br>Types    | Output<br>Types | Description  |
|---|-----------------------|-------------------|-----------------|--|
| RA6/ANA6/IOCA6/SEG6/CLKOUT  | RA6                   | TTL/ST            | CMOS/OD         | General purpose I/O.   |
|   | ANA6                  | AN                | _               | ADC Channel input.   |
|   | IOCA6                 |                   | _               | Interrupt-on-change input.                                       |
|   | SEG6                  |                   | AN              | LCD Analog output.   |
|   | CLKOUT                | TTL/ST            | _               | Fosc/4 digital output.   |
| RA7/ANA7/SEG7/CLKIN   | RA7                   | TTL/ST            | CMOS/OD         | General purpose I/O.   |
|   | ANA7                  | AN                | _               | ADC Channel input.   |
|   | SEG7                  | _                 | AN              | LCD Analog output.   |
|   | CLKIN                 | ST                | _               | External Clock driver input.                                     |
| RB0/CWG1IN <sup>(1)</sup> /C2IN1+/IOCB0/ANB0/SEG8/ZCD                   | RB0                   | TTL/ST            | CMOS/OD         | General purpose I/O.   |
|   | CWG1IN <sup>(1)</sup> | TTL/ST            | —               | Complementary Waveform Generator input                           |
|   | C2IN1+                | AN                | _               | Comparator positive input.                                       |
|   | IOCB0                 | TTL/ST            | —               | Interrupt-on-change input.                                       |
|   | ANB0                  | AN                | _               | ADC Channel input.   |
|   | SEG8                  | _                 | AN              | LCD Analog output.   |
|   | ZCD                   | _                 | _               | Zero-cross detect input pin (with constant current sink/source). |
| RB1/C1IN3-/C2IN3-/IOCB1/SCL <sup>(3,4)</sup> /SCK <sup>(1)</sup> /ANB1/ | RB1                   | TTL/ST            | CMOS/OD         | General purpose I/O.   |
| HIB1/SEG9   | C1IN3-                | AN                | _               | Comparator negative input.                                       |
|   | C2IN3-                | AN                | _               | Comparator negative input.                                       |
|   | IOCB1                 | TTL/ST            | _               | Interrupt-on-change input.                                       |
|   | SCL <sup>(3,4)</sup>  | I <sup>2</sup> C  | OD              | MSSP I <sup>2</sup> C clock input/output.                        |
|   | SCK <sup>(1)</sup>    | TTL/ST            | _               | MSSP SPI clock input/output.                                     |
|   | ANB1                  | AN                | _               | ADC Channel input.   |
|   | HIB1                  | TTL/ST            | _               | High current output.   |
|   | SEG9                  | _                 | AN              | LCD Analog output.   |
| RB2/IOCB2/SDA <sup>(3,4)</sup> /SDI <sup>(1)</sup> /ANB2/SEG10/SEGCFLY1 | RB2                   | TTL/ST            | CMOS/OD         | General purpose I/O.   |
|   | IOCB2                 | TTL/ST            | _               | Interrupt-on-change input.                                       |
|   | SDA <sup>(3,4)</sup>  | l <sup>2</sup> C  | OD              | MSSP I <sup>2</sup> C data input/output.                         |
|   | SDI <sup>(1)</sup>    | TTL/ST            | _               | MSSP SPI serial data in.   |
|   | ANB2                  | AN                | _               | ADC Channel input.   |
|   | SEG10                 | _                 | AN              | LCD Analog output.   |
|   | SEGCFLY1              | AN                | _               | LCD Drive Charge Pump Capacitor Inputs                           |
| Legend: AN = Analog input or output CMOS                                | = CMOS compat         | ible input or out | out OD = Ope    | en-Drain   |

#### **TABLE 1-4**: PIC16(L)F19185/86 PINOUT DESCRIPTION (CONTINUED)

 $\begin{array}{ll} \mbox{CMOS} = \mbox{CMOS} \mbox{ compatible input or output} & \mbox{OD} = \mbox{Open-Drain} \\ \mbox{ST} = \mbox{ Schmitt Trigger input with CMOS levels} & \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{I}^2\mbox{C} \\ \mbox{I}^2\mbox{C} = \mbox{I}^2\m$ AN = Analog input or output TTL = TTL compatible input

HV = High Voltage XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal. Note 1:

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assign-4: ments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

| R/W-0/0   | R/W-0/0   | R/W-0/0  | R/W-0/0              | U-0          | U-0              | U-0              | R/W-0/0     |  |
|---|---|--|----------------------|--------------|------------------|------------------|-------------|--|
| CLC4IE  | CLC3IE  | CLC2IE   | CLC1IE               | —            | —                | —                | TMR1GIE     |  |
| bit 7   |   |  |                      |              |                  |                  | bit 0       |  |
|   |   |  |                      |              |                  |                  |             |  |
| Legend:   |   |  |                      |              |                  |                  |             |  |
| R = Readable  | e bit   | W = Writable   | bit                  | U = Unimpler | mented bit, read | as '0'           |             |  |
| u = Bit is unc  | hanged  | x = Bit is unkr  | nown                 | -n/n = Value | at POR and BO    | R/Value at all o | ther Resets |  |
| '1' = Bit is set  | t   | '0' = Bit is clea                                      | ared                 | HS = Hardwa  | are set          |                  |             |  |
| bit 7   | <b>CLC4IE:</b> CLC<br>1 = CLC4 in<br>0 = CLC4 in  | 24 Interrupt Ena<br>terrupt enabled<br>terrupt disable | able bit<br>1<br>d   |              |                  |                  |             |  |
| bit 6   | bit 6 <b>CLC3IE:</b> CLC3 Interrupt Enable bit<br>1 = CLC3 interrupt enabled<br>0 = CLC3 interrupt disabled |  |                      |              |                  |                  |             |  |
| bit 5   | CLC2IE: CLC<br>1 = CLC2 in<br>0 = CLC2 in   | 2 Interrupt Ena<br>terrupt enabled<br>terrupt disable  | able bit<br>1<br>d   |              |                  |                  |             |  |
| bit 4   | bit 4 <b>CLC1IE:</b> CLC1 Interrupt Enable bit<br>1 = CLC1 interrupt enabled<br>0 = CLC1 interrupt disabled |  |                      |              |                  |                  |             |  |
| bit 3-1   | Unimplemen  | ted: Read as '   | 0'                   |              |                  |                  |             |  |
| bit 0 <b>TMR1GIE:</b> Timer1 Gate Interrupt Enable bit<br>1 = Enables the Timer1 gate acquisition interrupt<br>0 = Disables the Timer1 gate acquisition interrupt |   |  |                      |              |                  |                  |             |  |
| Note: Bi<br>se  | t PEIE of the IN<br>et to enable ar<br>ontrolled by regis   | TCON register<br>ny peripheral<br>ters PIE1-PIE8       | must be<br>interrupt |              |                  |                  |             |  |

## REGISTER 10-7: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

## EXAMPLE 13-1: PFM PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
    PROG_ADDR_HI : PROG_ADDR_LO
    data will be returned in the variables;
*
    PROG_DATA_HI, PROG_DATA_LO
    BANKSELNVMADRL; Select Bank for NVMCON registersMOVLWPROG_ADDR_LO;MOVWFNVMADRL; Store LSB of addressMOVLWPROG_ADDR_HI;MOVWFNVMADRH; Store MSB of address
             NVMCON1,NVMREGS ; Do not select Configuration Space
    BCF
                NVMCON1, RD
    BSF
                                      ; Initiate read
    MOVF
                 NVMDATL,W
                                        ; Get LSB of word
                NVMDATL,W; Get LSB of wordPROG_DATA_LO; Store in user locationNVMDATH,W; Get MSB of wordPROG_DATA_HI; Store in user location
    MOVWF
    MOVF
    MOVWF
```

## 14.8 PORTD Registers

| Note: | PORTD functionality is not available on  |
|-------|--|
|       | the PIC16(L)F19155/56 family of devices. |

## 14.8.1 DATA REGISTER

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD (Register 14-2). Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., disable the output driver). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 14.2.8 shows how to initialize PORTD.

Reading the PORTD register (Register 14-1) reads the status of the pins, whereas writing to it will write to the PORT latch.

The PORT data latch LATD (Register 14-3) holds the output port data, and contains the latest value of a LATD or PORTD write.

## EXAMPLE 14-3: INITIALIZING PORTD

| <pre>; This code example illustrates<br/>; initializing the PORTD register. The<br/>; other ports are initialized in the same<br/>; manner.</pre> |             |                        |  |  |  |  |
|---|-------------|------------------------|--|--|--|--|
|   |             |                        |  |  |  |  |
| BANKSEL   | PORTD       | ;                      |  |  |  |  |
| CLRF  | PORTD       | ;Init PORTD            |  |  |  |  |
| BANKSEL   | LATD        | ;Data Latch            |  |  |  |  |
| CLRF  | LATD        | ;                      |  |  |  |  |
| BANKSEL   | ANSELD      | ;                      |  |  |  |  |
| CLRF  | ANSELD      | ;digital I/O           |  |  |  |  |
| BANKSEL   | TRISD       | ;                      |  |  |  |  |
| MOVLW   | B'00111000' | ;Set RD<5:3> as inputs |  |  |  |  |
| MOVWF   | TRISD       | ;and set RD<2:0> as    |  |  |  |  |
|   |             | ;outputs               |  |  |  |  |

## 14.8.2 DIRECTION CONTROL

The TRISD register (Register 14-2) controls the PORTD pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISD register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

## 14.8.3 OPEN-DRAIN CONTROL

The ODCOND register (Register 14-6) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCOND bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCOND bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

| Note: | It is not necessary to set open-drain control when using the pin for I <sup>2</sup> C; the I <sup>2</sup> C |
|-------|---|
|       | module controls the pin and makes the pin open-drain.   |

## 14.8.4 SLEW RATE CONTROL

The SLRCOND register (Register 14-7) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCOND bit is set, the corresponding port pin drive is slew rate limited. When an SLRCOND bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

## 14.8.5 INPUT THRESHOLD CONTROL

The INLVLD register (Register 14-8) controls the input voltage threshold for each of the available PORTD input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTD register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 39-4 for more information on threshold levels.

| Note: | Changing the input threshold selection<br>should be performed while all peripheral |
|-------|--|
|       | modules are disabled. Changing the   |
|       | threshold level during the time a module is  |
|       | active may inadvertently generate a  |
|       | transition associated with an input pin,   |
|       | regardless of the actual voltage level on  |
|       | that pin.  |

## TABLE 15-1: PPS INPUT SIGNAL ROUTING OPTIONS

|           |                           | Default |                   |       |       |                   |       | Remappa | ble to Pins | of PORTx          |       |       |       |       |       |
|-----------|---------------------------|---------|-------------------|-------|-------|-------------------|-------|---------|-------------|-------------------|-------|-------|-------|-------|-------|
| SIGNAL    | SIGNAL Input Register Loc |         | PIC16(L)F19155/56 |       |       | PIC16(L)F19175/76 |       |         |             | PIC16(L)F19185/86 |       |       |       |       |       |
|           |                           | TOK     | PORTA             | PORTB | PORTC | PORTA             | PORTB | PORTC   | PORTD       | PORTA             | PORTB | PORTC | PORTD | PORTE | PORTF |
| INT       | INTPPS                    | RB0     | •                 | •     |       | •                 | •     |         |             | •                 | •     |       |       |       |       |
| T0CKI     | TOCKIPPS                  | RA4     | •                 | •     |       | •                 | •     |         |             | •                 |       |       |       |       | •     |
| T1CKI     | T1CKIPSS                  | RC0     | •                 |       | •     | •                 |       | •       |             |                   |       | •     |       | •     |       |
| T1G       | T1GPPS                    | RB5     |                   | •     | •     |                   | •     | •       |             |                   | •     | •     |       |       |       |
| T2IN      | T2INPPS                   | RC3     | •                 |       | •     | •                 |       | •       |             | •                 |       | •     |       |       |       |
| T4IN      | T4INPPS                   | RC1     |                   | •     | •     |                   | •     | •       |             |                   | •     | •     |       |       |       |
| CCP1      | CCP1PPS                   | RC2     |                   | •     | •     |                   | •     | •       |             |                   |       | •     |       |       | •     |
| CCP2      | CCP2PPS                   | RC1     |                   | •     | •     |                   | •     | •       |             |                   |       | •     |       |       | •     |
| SMT1WIN   | SMT1WINPPS                | RC0     |                   | •     | •     |                   | •     | •       |             |                   |       | •     |       |       | •     |
| SMT1SIG   | SMT1SIGPPS                | RC1     |                   | •     | •     |                   | •     | •       |             |                   |       | •     |       |       | •     |
| CWG1IN    | CWG1INPPS                 | RB0     |                   | •     | •     |                   | •     |         | •           |                   | •     |       | •     |       |       |
| CLCIN0    | CLCIN0PPS                 | RA0     | •                 |       | •     | •                 |       | •       |             | •                 |       | •     |       |       |       |
| CLCIN1    | CLCIN1PPS                 | RA1     | •                 |       | •     | •                 |       | •       |             | •                 |       | •     |       |       |       |
| CLCIN2    | CLCIN2PPS                 | RB6     |                   | •     | •     |                   | •     |         | •           |                   | •     |       | •     |       |       |
| CLCIN3    | CLCIN3PPS                 | RB7     |                   | •     | •     |                   | •     |         | •           |                   | •     |       | •     |       |       |
| ADCACT    | ADACTPPS                  | RB4     |                   | •     | •     |                   | •     |         | •           |                   | •     |       | •     |       |       |
| SCK1/SCL1 | SSP1CLKPPS                | RC3     |                   | •     | •     |                   | •     | •       |             |                   | •     | •     |       |       |       |
| SDI1/SDA1 | SSP1DATPPS                | RC4     |                   | •     | •     |                   | •     | •       |             |                   | •     | •     |       |       |       |
| SS1       | SSP1SS1PPS                | RA5     | •                 |       | •     | •                 |       |         | •           | •                 |       |       | •     |       |       |
| RX1/DT1   | RX1PPS                    | RC7     |                   | •     | •     |                   | •     | •       |             |                   |       | •     |       |       | •     |
| CK1       | TX1PPS                    | RC6     |                   | •     | •     |                   | •     | •       |             |                   |       | •     |       |       | •     |
| RX2/DT2   | RX2PPS                    | RB7     |                   | •     | •     |                   | •     |         | •           |                   | •     |       | •     |       |       |
| CK2       | TX2PPS                    | RB6     |                   | •     | •     |                   | •     |         | •           |                   | •     |       | •     |       |       |

## **19.1 ADC Configuration**

When configuring and using the ADC the following functions must be considered:

- Port Configuration
- Channel Selection
- ADC Voltage Reference Selection
- ADC Conversion Clock Source
- Interrupt Control
- Result Formatting
- Conversion Trigger Selection
- ADC Acquisition Time
- ADC Precharge Time
- Additional Sample and Hold Capacitor
- Single/Double Sample Conversion
- Guard Ring Outputs

## 19.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 14.0 "I/O Ports"** for more information.

**Note:** Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

## 19.1.2 CHANNEL SELECTION

There are several channel selections available:

- Seven PORTA pins
- Eight PORTB pins
- Eight PORTD pins
- Temperature Indicator
- Seven PORTE pins
- Eight PORTF pins
- Seven PORTG pins
- VLCD3 Voltage divided by 4
- VBAT Voltage divided by 3
- DAC output
- Fixed Voltage Reference (FVR)
- · Vss (ground)

The ADPCH register determines which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion.

Refer to **Section 19.2 "ADC Operation**" for more information.

## 19.1.3 ADC VOLTAGE REFERENCE

The PREF<1:0> bits of the ADREF register provide control of the positive voltage reference (VREF+). The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR outputs

The negative voltage reference (VREF-) source is:

• Vss

See **Section 18.0 "Fixed Voltage Reference (FVR)"** for more details on the Fixed Voltage Reference.

## 19.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCLK register and the CS bits of the ADCON0 register. If Fosc is selected as the ADC clock, there is a prescaler available to divide the clock so that it meets the ADC clock period specification. The ADC clock source options are the following:

- Fosc/(2\*n)(where n is from 1 to 128)
- FRC (dedicated RC oscillator)

The time to complete one bit conversion is defined as TAD. Refer to Figure 19-2 for the complete timing details of the ADC conversion.

For correct conversion, the appropriate TAD specification must be met. Refer to Table 39-13 for more information. Table 19-1 gives examples of appropriate ADC clock selections.

- Note 1: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.
  - 2: The internal control logic of the ADC runs off of the clock selected by the CS bit of ADCON0. What this can mean is when the CS bit of ADCON0 is set to '1' (ADC runs on FRC), there may be unexpected delays in operation when setting ADC control bits.

## 29.2.1 CCPX PIN CONFIGURATION

The software must configure the CCPx pin as an output by clearing the associated TRIS bit and defining the appropriate output pin through the RxyPPS registers. See **Section 15.0 "Peripheral Pin Select (PPS) Module"** for more details.

The CCP output can also be used as an input for other peripherals.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

## 29.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 26.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

## 29.2.3 AUTO-CONVERSION TRIGGER

All CCPx modes set the CCP interrupt flag (CCPxIF). When this flag is set and a match occurs, an Auto-conversion Trigger can take place if the CCP module is selected as the conversion trigger source.

Refer to Section 19.2.6 "ADC Conversion Procedure (Basic Mode)" for more information.

| Note: | Removing the match condition by            |
|-------|--|
|       | changing the contents of the CCPRxH        |
|       | and CCPRxL register pair, between the      |
|       | clock edge that generates the              |
|       | Auto-conversion Trigger and the clock      |
|       | edge that generates the Timer1 Reset, will |
|       | preclude the Reset from occurring          |

## 29.2.4 COMPARE DURING SLEEP

Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep, unless the timer is running. The device will wake on interrupt (if enabled).

## 29.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 29-3 shows a typical waveform of the PWM signal.

## 29.3.1 STANDARD PWM OPERATION

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PR2 registers
- T2CON registers
- CCPRxL registers
- CCPxCON registers

Figure 29-4 shows a simplified block diagram of PWM operation.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

### FIGURE 29-3: CCP P





# PIC16(L)F19155/56/75/76/85/86

## **REGISTER 29-4:** CCPRxH REGISTER: CCPx REGISTER HIGH BYTE

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | CCPRx   | <15:8>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

| Legend:              |                      |  |
|----------------------|----------------------|--|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                   |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Reset |
| '1' = Bit is set     | '0' = Bit is cleared |  |

bit 7-0
CCPxMODE = Capture mode
CCPRxH<7:0>: Captured value of TMR1H
CCPxMODE = Compare mode
CCPRxH<7:0>: MS Byte compared to TMR1H
CCPxMODE = PWM modes when CCPxFMT = 0:
CCPRxH<7:2>: Not used
CCPRxH<1:0>: Pulse-width Most Significant two bits
CCPxMODE = PWM modes when CCPxFMT = 1:
CCPRxH<7:0>: Pulse-width Most Significant eight bits

### REGISTER 29-5: CCPTMRS0: CCP TIMERS CONTROL 0 REGISTER

| R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| P4TSE   | L<1:0>  | P3TSE   | L<1:0>  | C2TSE   | EL<1:0> | C1TSE   | L<1:0>  |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:              |                      |  |
|----------------------|----------------------|--|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                   |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Reset |
| '1' = Bit is set     | '0' = Bit is cleared |  |

| bit 7-6 | P4TSEL<1:0>: PWM4 Timer Selection bit<br>00 = Reserved<br>01 = PWM4 based on TMR2<br>10 = PWM4 based on TMR4<br>11 = Reserved   |
|---------|---|
| bit 5-4 | P3TSEL<1:0>: PWM3 Timer Selection bit<br>00 = Reserved<br>01 = PWM3 based on TMR2<br>10 = PWM3 based on TMR4<br>11 = Reserved   |
| bit 3-2 | C2TSEL<1:0>: CCP2 Timer Selection bit<br>11 = Reserved<br>10 = CCP2 based on TMR1 (Capture/Compare) or TMR2 (PWM)<br>01 = CCP2 based on TMR1 (Capture/Compare) or TMR4 (PWM)<br>00 = Reserved |
| bit 1-0 | C1TSEL<1:0>: CCP1 Timer Selection bit<br>11 = Reserved<br>10 = CCP1 based on TMR1 (Capture/Compare) or TMR2 (PWM)<br>01 = CCP1 based on TMR1 (Capture/Compare) or TMR4 (PWM)<br>00 = Reserved |

## 30.1.6 OPERATION IN SLEEP MODE

To operate in Sleep, TMR2 must be configured to use a clock source which is active during Sleep. Otherwise, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

## 30.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the timer clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

## 30.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWMx registers to their Reset states.

## TABLE 30-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

| PWM Frequency             | 1.22 kHz | 4.88 kHz | 19.53 kHz | 78.12 kHz | 156.3 kHz | 208.3 kHz |
|---------------------------|----------|----------|-----------|-----------|-----------|-----------|
| Timer Prescale            | 16       | 4        | 1         | 1         | 1         | 1         |
| PR2 Value                 | 0xFF     | 0xFF     | 0xFF      | 0x3F      | 0x1F      | 0x17      |
| Maximum Resolution (bits) | 10       | 10       | 10        | 8         | 7         | 6.6       |

## TABLE 30-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

| PWM Frequency             | 1.22 kHz | 4.90 kHz | 19.61 kHz | 76.92 kHz | 153.85 kHz | 200.0 kHz |
|---------------------------|----------|----------|-----------|-----------|------------|-----------|
| Timer Prescale            | 16       | 4        | 1         | 1         | 1          | 1         |
| PR2 Value                 | 0xFF     | 0xFF     | 0xFF      | 0x3F      | 0x1F       | 0x17      |
| Maximum Resolution (bits) | 10       | 10       | 10        | 8         | 7          | 6.6       |

## 30.1.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the module for using the PWMx outputs:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Configure the PWM output polarity by configuring the PWMxPOL bit of the PWMxCON register.
- 3. Load the PR2 register with the PWM period value, as determined by Equation 30-1.
- 4. Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value, as determined by Equation 30-2.
- 5. Configure and start Timer2:
  - Clear the TMR2IF interrupt flag bit of the PIR4 register.
  - Select the Timer2 prescale value by configuring the CKPS<2:0> bits of the T2CON register.
  - Enable Timer2 by setting the Timer2 ON bit of the T2CON register.

- 6. Wait until the TMR2IF is set.
- 7. When the TMR2IF flag bit is set:
  - Clear the associated TRIS bit(s) to enable the output driver.
  - Route the signal to the desired pin by configuring the RxyPPS register.
  - Enable the PWMx module by setting the PWMxEN bit of the PWMxCON register.

In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then the PWM module can be enabled during Step 2 by setting the PWMxEN bit of the PWMxCON register.

| Name       | Bit 7    | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2    | Bit 1       | Bit 0    | Register<br>on Page |  |
|------------|----------|-------|-------|-------|-------|----------|-------------|----------|---------------------|--|
| CWG1CLKCON | —        | _     | _     | —     | _     | _        | _           | CS       | 492                 |  |
| CWG1ISM    | —        | _     | _     | _     |       | IS<      | 3:0>        |          | 492                 |  |
| CWG1DBR    | —        | _     |       |       | DBR   | <5:0>    |             |          | 488                 |  |
| CWG1DBF    | —        | _     |       |       | DBF   | DBF<5:0> |             |          |                     |  |
| CWG1CON0   | EN       | LD    | _     | _     | _     |          | 486         |          |                     |  |
| CWG1CON1   | —        | _     | IN    | _     | POLD  | POLC     | POLB        | POLA     | 487                 |  |
| CWG1AS0    | SHUTDOWN | REN   | LSBD  | <1:0> | LSAC  | <1:0>    | —           | —        | 489                 |  |
| CWG1AS1    | —        | _     | _     | AS4E  | AS3E  | AS2E     | AS2E AS1E   |          | 490                 |  |
| CWG1STR    | OVRD     | OVRC  | OVRB  | OVRA  | STRD  | STRC     | STRC STRB S |          | 491                 |  |
| INTCON     | GIE      | PEIE  |       | _     | —     |          | — — INTED   |          | 164                 |  |
| PIE7       |          |       | NVMIE |       |       |          |             | – CWG1IE |                     |  |
| PIR7       | _        |       | NVMIF | _     |       | _        | _           | CWG1IF   | 181                 |  |

**Legend:** – = unimplemented locations read as '0'. Shaded cells are not used by CWG.

## 32.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) module provides programmable logic that operates outside the speed limitations of software execution. The logic cell selects from 40 input signals and, through the use of configurable gates, reduces the inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

The CLC modules available are shown in Table 32-1.

TABLE 32-1: AVAILABLE CLC MODULES

| Device                            | CLC1 | CLC2 | CLC3 | CLC4 |
|-----------------------------------|------|------|------|------|
| PIC16(L)F19155/56/75/<br>76/85/86 | •    | ٠    | •    | •    |

| Note: | The CLC1, CLC2, CLC3 and CLC4 are<br>four separate module instances of the<br>same CLC module design. Throughout<br>this section, the lower case 'x' in register<br>and bit names is a generic reference to  |
|-------|--|
|       | the CLC number (which should be substi-<br>tuted with 1, 2, 3, or 4 during code devel-<br>opment). For example, the control register<br>is generically described in this chapter as<br>CLCxCON, but the actual device registers<br>are CLC1CON, CLC2CON, CLC3CON<br>and CLC4CON. Similarly, the LCxEN bit<br>represents the LC1EN, LC2EN, LC3EN<br>and LC4EN bits. |

Refer to Figure 32-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
  - AND
  - NAND
  - AND-OR
  - AND-OR-INVERT
  - OR-XOR
  - OR-XNOR
- Latches
  - S-R
  - Clocked D with Set and Reset
  - Transparent D with Set and Reset
  - Clocked J-K with Reset

#### 33.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<3:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- · Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- · Data Input Sample Phase (middle or end of data output time)
- · Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRISx register) appropriately programmed as follows:

- SDI must have corresponding TRIS bit set
- SDO must have corresponding TRIS bit cleared
- · SCK (Master mode) must have corresponding TRIS bit cleared
- · SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set

**FIGURE 33-5:** 

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

SPI MASTER/SLAVE CONNECTION

The MSSP consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF, of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF, of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read. the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register.

#### SPI Master SSPM<3:0> = 00xx SPI Slave SSPM<3:0> = 010x = 1010 SDO SDI Serial Input Buffer Serial Input Buffer (SSPxBUF) (SSPxBUF) SDI SDO Shift Register Shift Register (SSPxSR) (SSPxSR) LSb MSb MSb LSb Serial Clock SCK SCK Slave Select SS General I/O (optional) Processor 2 Processor 1



Р 1/2

PIC16(L)F19155/56/75/76/85/86

## 33.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out (Case 1).
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high (Case 2).

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to zero. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 33-38). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 33-39).

## FIGURE 33-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 33-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



## 35.14 Operation During Sleep

The LCD module can operate during Sleep. The selection is controlled by the SLPEN bit (LCDCON<6>). Setting the SLPEN bit allows the LCD module to go to Sleep. Clearing the SLPEN bit allows the module to continue to operate during Sleep.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will cease all functions and go into a very low-current consumption mode. The module will stop operation immediately and drive 0 voltage on both segment and common lines. Figure 35-21 shows this operation.

The LCD module current consumption will not decrease in this mode, but the overall consumption of the device will be lower due to shut down of the core and other peripheral functions.

If a SLEEP instruction is executed and SLPEN = 0, the module will continue to display the current contents of the LCDDATA registers. The LCD data cannot be changed.

## FIGURE 35-21: SLEEP ENTRY/EXIT WHEN SLPEN = 1 OR CS<1:0> = 00



# PIC16(L)F19155/56/75/76/85/86



| TABLE 39-10: I/O A | ND CLKOUT TIMING | SPECIFICATIONS |
|--------------------|------------------|----------------|
|--------------------|------------------|----------------|

| Otanidai      |                       |  |      |      |      |       |            |  |  |  |
|---------------|-----------------------|--|------|------|------|-------|------------|--|--|--|
| Param.<br>No. | Sym.                  | Characteristic   | Min. | Тур† | Max. | Units | Conditions |  |  |  |
| IO1*          | T <sub>CLKOUTH</sub>  | CLKOUT rising edge delay (rising<br>edge Fosc (Q1 cycle) to falling edge<br>CLKOUT | > -  | —    | 70   | ns    |            |  |  |  |
| IO2*          | T <sub>CLKOUTL</sub>  | CLKOUT falling edge delay (rising<br>edge Fosc (Q3 cycle) to rising edge<br>CLKOUT | _    | —    | 72   | ns    |            |  |  |  |
| IO3*          | T <sub>IO_VALID</sub> | Port output valid time (rising edge<br>Fose (Q1 cycle) to port valid)              | _    | 50   | 70   | ns    |            |  |  |  |
| IO4*          | T <sub>IO_SETUP</sub> | Port input setup time (Setup time<br>before rising edge Fosc – Q2 cycle)           | 20   | —    |      | ns    |            |  |  |  |
| IO5*          | T <sub>IO_HOLD</sub>  | Port input hold time (Hold time after<br>rising edge Fosc – Q2 cycle)              | 50   | —    | _    | ns    |            |  |  |  |
| IO6*          | TIOR_SLREN            | Port I/O rise time, slew rate enabled  |      | 25   | _    | ns    | VDD = 3.0V |  |  |  |
| 107*          | TIOR SLADIS           | Port I/O fise time, slew rate disabled   |      | 5    | _    | ns    | VDD = 3.0V |  |  |  |
| IO8*          | FIOF SLREN            | Port I/O fall time, slew rate enabled  | —    | 25   | _    | ns    | VDD = 3.0V |  |  |  |
| 109*          |                       | Port I/O fall time, slew rate disabled   | —    | 5    | _    | ns    | VDD = 3.0V |  |  |  |
| 1010*         | 7 INT                 | INT pin high or low time to trigger an interrupt                                   | 25   |      |      | ns    |            |  |  |  |
| IO11*         | A <sup>10C</sup>      | Interrupt-on-Change minimum high or low time to trigger interrupt                  | 25   | —    | _    | ns    |            |  |  |  |
| *These        | parameters ar         | e characterized but not tested.  |      |      |      |       |            |  |  |  |

Standard Operating Conditions (unless otherwise stated)

## PIC16(L)F19155/56/75/76/85/86



#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1848-1