

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 20x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f19156t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	1				r					,	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 10											
	CPU CORE REGISTERS; see Table 4-3 for specifics										
50Ch	_				Unimpler	nented					
50Dh					Unimpler	nented					
50Eh					Unimpler	nented					
50Fh					Unimpler	mented					
510h					Unimpler	mented					
511h					Unimpler	nented					
512h					Unimpler	mented					
513h					Unimpler	nented					
514h	_				Unimpler	mented					
515h	_				Unimpler	mented					
516h	_				Unimpler	mented					
517h	_				Unimpler	mented					
518h	_				Unimpler	mented					
519h	_				Unimpler	mented					
51Ah	_				Unimpler	mented					
51Bh	_				Unimpler	mented					
51Ch	_				Unimpler	mented					
51Dh	_				Unimpler	mented					
51Eh	_				Unimpler	mented					
51Fh	_				Unimpler	mented					

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Preliminary

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue on</u> : MCLR
Bank 60											
				CPU	CORE REGISTERS	; see Table 4-3 for	rspecifics				
1E0Ch					Unimpler	mented					
1E0Dh	_				Unimpler	mented					
1E0Eh	—				Unimpler	nented					
1E0Fh	CLCDATA	—	_	_	_	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT	0000 0000	0000 0000
1E10h	CLC1CON	LC1EN		LC10UT	LC1INTP	LC1INTN		LC1MODE<2:0	>	0-00000	0-000000
1E11h	CLC1POL	LC1POL		—	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	0 xxxx	0 uuuu
1E12h	CLC1SEL0	—	—			LC1D1S	6<5:0>			xxxx xxxx	uuuu uuuu
1E13h	CLC1SEL1	—	—		LC1D2S<5:0>					xxxx xxxx	uuuu uuuu
1E14h	CLC1SEL2	—	—		LC1D3S<5:0>					xxxx xxxx	uuuu uuuu
1E15h	CLC1SEL3	—	_			LC1D4S	8<5:0>			xxxx xxxx	uuuu uuuu
1E16h	CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	xxxx xxxx	uuuu uuuu
1E17h	CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	xxxx xxxx	uuuu uuuu
1E18h	CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	xxxx xxxx	uuuu uuuu
1E19h	CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	xxxx xxxx	uuuu uuuu
1E1Ah	CLC2CON	LC2EN		LC2OUT	LC2INTP	LC2INTN		LC2MODE<2:0	>	0-00 0000	0-00 0000
1E1Bh	CLC2POL	LC2POL	_	—	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	0 xxxx	0 uuuu
1E1Ch	CLC2SEL0	—	_			LC2D18	8<5:0>			xxxx xxxx	uuuu uuuu
1E1Dh	CLC2SEL1	—				LC2D2S	6<5:0>			xxxx xxxx	uuuu uuuu
1E1Eh	CLC2SEL2	_	_			LC2D3S	6<5:0>			xxxx xxxx	uuuu uuuu
1E1Fh	CLC2SEL3	_	_			LC2D48	6<5:0>			xxxx xxxx	uuuu uuuu
1E20h	CLC2GLS0	LC2G1D4T	LC1G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	xx xxxx	uuuu uuuu
1E21h	CLC2GLS1	LC2G2D4T	LC1G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	xxxx xxxx	uuuu uuuu

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

8.15 Power Control (PCON) Registers

The Power Control (PCON) registers contain flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Watchdog Timer Window Violation Reset
 (WDTWV)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)
- Memory Violation Reset (MEMV)
- VBAT Reset (VBATBOR)

The PCON0 register bits are shown in Register 8-2.

The PCON1 register bits are shown in Register 8-3.

Hardware will change the corresponding register bit during the Reset process; if the Reset was not caused by the condition, the bit remains unchanged (Table 8-4).

Software should reset the bit to the inactive state after the restart (hardware will not reset the bit).

Software may also set any PCON bit to the active state, so that user code may be tested, but no reset action will be generated.

All bits in PCON1 and PCON0 will maintain their state when either VDD or VBAT is powered.

10.3 Interrupts During Sleep

Interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to **Section 11.0** "**Power-Saving Operation Modes**" for more details.

10.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. Refer to Figure 10-3. This interrupt is enabled by setting the INTE bit of the PIE0 register. The INTEDG bit of the INTCON register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the PIR0 register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

10.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

18.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. An output of 3.072V is also available as a voltage source to drive the LCD segments. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- ADC positive reference
- Comparator positive and negative input
- 5-Bit Digital-to-Analog Converter (DAC1)
- · LCD Voltage Source to drive the LCD segments

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

Note: Fixed Voltage Reference output cannot exceed VDD.

18.1 Independent Gain Amplifiers

The output of the FVR, which is connected to the ADC, comparators, and DAC, is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels. In addition, a 3x mode is also available to run the LCD module. The user must set the FVREN bit of the FVRCON register along with setting the LCD, LCDVSRC<3:0> of the LCDVCON2 register to 0b0011.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 19.0 "Analog-to-Digital Converter with Computation (ADC2) Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference Section 21.0 "5-Bit Digital-to-Analog Converter (DAC1) Module" and Section 22.0 "Comparator Module" for additional information.

18.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize.

FVRRDY is an indicator of the reference being ready. If an LF device, or the BOR enabled then FVRRDY will be high prior to setting FVREN as those module require the reference voltage.



REGISTER 1	9-13: ADCA	P: ADC ADD	DITIONAL SA	AMPLE CAPA	CITOR SELE	CTION REG	ISTER
U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			ADCAP<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable		bit	U = Unimpler	nented bit, read	l as '0'		
u = Bit is unchanged x = Bit is ur		x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	ADCAP<4:0>	-: ADC Additio	nal Sample Ca	apacitor Selection	on bits		
	11111 = 31 p	рF					
	11110 = 30 p	oF					
	$11101 = 29 \mathrm{p}$)F					
	•						
	•						
	00011 = 3 pF	=					
	00010 = 2 pF						
	00001 = 1 pF	=					
	00000 = No additional capacitance						

REGISTER 19-14: ADRPT: ADC REPEAT SETTING REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			RPT	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			own	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	red					

bit 7-0 **RPT<7:0>**: ADC Repeat Threshold bits

Determines the number of times that the ADC is triggered before the threshold is checked when the computation is Low-pass Filter, Burst Average, or Average modes. See Table 19-2 for more details.

28.0 SIGNAL MEASUREMENT TIMER (SMT)

The SMT is a 24-bit counter with advanced clock and gating logic, which can be configured for measuring a variety of digital signal parameters such as pulse width, frequency and duty cycle, and the time difference between edges on two signals.

Features of the SMT include:

- · 24-bit timer/counter
 - Three 8-bit registers (SMTxTMRL/H/U)
 - Readable and writable
 - Optional 16-bit operating mode
- · Two 24-bit measurement capture registers
- One 24-bit period match register
- Multi-mode operation, including relative timing measurement
- · Interrupt on period match
- Multiple clock, gate and signal sources
- Interrupt on acquisition complete
- · Ability to read current input values

REGISTER 28-16: SMTxPRL: SMT PERIOD REGISTER – LOW BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	
			SMTxF	PR<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			iown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-0 SMTxPR<7:0>: Significant bits of the SMT Timer Value for Period Match – Low Byte

REGISTER 28-17: SMTxPRH: SMT PERIOD REGISTER – HIGH BYTE

| R/W-x/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | SMTxPF | R<15:8> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| | | | | | | | |

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxPR<15:8>: Significant bits of the SMT Timer Value for Period Match – High Byte

REGISTER 28-18: SMTxPRU: SMT PERIOD REGISTER – UPPER BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	
SMTxPR<23:16>								
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxPR<23:16>: Significant bits of the SMT Timer Value for Period Match – Upper Byte

28.7.3 PERIOD AND DUTY-CYCLE MODE

In Duty-Cycle mode, either the duty cycle or period (depending on polarity) of the SMTx_signal can be acquired relative to the SMT clock. The CPW register is updated on a falling edge of the signal, and the CPR register is updated on a rising edge of the signal, along with the SMTxTMR resetting to 0×0001 . In addition, the SMTxGO bit is reset on a rising edge when the SMT is in Single Acquisition mode. See Figure 28-6 and Figure 28-7.



REGISTER 32-	3: CLCxS	SEL0: GENE	RIC CLCx D	DATA 0 SELE	CT REGISTE	R		
U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
_				LCxD	1S<5:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7-6	Unimplemen	ted: Read as '	0'					
bit 5-0 LCxD1S<5:0>: CLCx Data1 Input Selection bits								
	See Table 32	-2.						
REGISTER 3 2	2-4: CLCxS	SEL1: GENE	RIC CLCx D	OATA 1 SELE	CT REGISTE	R		
U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—				LCxD	2S<5:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7-6	Unimplemen	ted: Read as '	0'					
bit 5-0	bit 5-0 LCxD2S<5:0>: CLCx Data 2 Input Selection bits							
	See Table 32	-2.						
REGISTER 3 2	2-5: CLCxS	SEL2: GENE	RIC CLCx D	OATA 2 SELE	CT REGISTE	R		
U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
_	—			LCxD:	3S<5:0>			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 7

bit 5-0 LCxD3S<5:0>: CLCx Data 3 Input Selection bits See Table 32-2.

 $\ensuremath{\textcircled{}^{\odot}}$ 2017 Microchip Technology Inc.

bit 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N			
bit 7							bit 0			
r										
Legend:										
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets			
'1' = Bit is set		'0' = Bit is clea	'0' = Bit is cleared							
bit 7	LCxG4D4T: (Sate 3 Data 4 I	rue (non-invei	rted) bit						
	1 = CLCIN3 (0 = CLCIN3 ((true) is gated i (true) is not gat	nto CLCx Gate	e 3 Gate 3						
bit 6		Gate 3 Data 4 I	Vegated (inve	rted) bit						
Sit o	1 = CLCIN3	(inverted) is gat	ted into CLCx	Gate 3						
	0 = CLCIN3 ((inverted) is no	t gated into CL	Cx Gate 3						
bit 5	LCxG4D3T: Gate 3 Data 3 True (non-inverted) bit									
	1 = CLCIN2 (true) is gated into CLCx Gate 3									
	0 = CLCIN2 (true) is not gated into CLCx Gate 3									
bit 4	LCxG4D3N:	Gate 3 Data 3 I	Jate 3 Data 3 Negated (Inverted) bit							
 1 = CLCIN2 (inverted) is gated into CLCx Gate 3 0 = CLCIN2 (inverted) is not gated into CLCx Gate 3 										
bit 3	LCxG4D2T:	Gate 3 Data 2 T	rue (non-inve	rted) bit						
	1 = CLCIN1 (true) is gated into CLCx Gate 3									
	0 = CLCIN1 ((true) is not gat	ed into CLCx	Gate 3						
bit 2	LCxG4D2N:	Gate 3 Data 2 I	Negated (inver	rted) bit						
	1 = CLCIN1 ((inverted) is gat	ted into CLCx	Gate 3						
bit 1		(Inverted) is no Cate 4 Data 1 T	rue (non-inve	-OX Gale 3						
DIL I	1 = CLCINO((true) is gated i	nto CI Cx Gat	ດ 3						
	0 = CLCINO ((true) is not gat	ed into CLCx	Gate 3						
bit 0	LCxG4D1N:	Gate 3 Data 1 I	Negated (inver	rted) bit						
	1 = CLCIN0 ((inverted) is ga	ted into CLCx	Gate 3						
	0 = CLCIN0 ((inverted) is not	t gated into Cl	_Cx Gate 3						

REGISTER 32-10: CLCxGLS3: GATE 3 LOGIC SELECT REGISTER









35.13 LCD Interrupts

The LCD timing generation provides an interrupt that defines the LCD frame timing. This interrupt can be used to coordinate the writing of the pixel data with the start of a new frame, which produces a visually crisp transition of the image.

This interrupt can also be used to synchronize external events to the LCD. For example, the interface to an external segment driver can be synchronized for segment data updates to the LCD frame.

A new frame is defined as beginning at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a fixed interval before the frame boundary (TFINT), as shown in Figure 35-20.

The LCD controller will begin to access the next frame between the interrupt and when the controller accesses the data (TFWR). New data must be written within TFWR, as this is when the LCD controller will begin to access the data for the next frame.

When the LCD driver is running with Type-B waveforms, and the LMUX<3:0> bits are not equal to '0001', the following issues may arise.

Since the DC voltage on the pixel takes two frames to maintain 0V, the pixel data must not change between subsequent frames. If the pixel data were allowed to change, the waveform for the odd frames would not necessarily be the complement of the waveform generated in the even frames and a DC component would be introduced into the panel.

Because of this, using Type-B waveforms requires synchronizing the LCD pixel updates to occur within a subframe after the frame interrupt.

To correctly sequence writing in Type-B, the interrupt only occurs on complete phase intervals. If the user attempts to write when the write is disabled, the WERR bit (LCDCON<5>) is set.

Note: The interrupt is not generated when the Type-A waveform is selected and when the Type-B with no multiplex (static) is selected.

FIGURE 35-20: EXAMPLE WAVEFORMS AND INTERRUPT TIMING IN QUARTER DUTY CYCLE DRIVE



39.0 ELECTRICAL SPECIFICATIONS

39.1 Absolute Maximum Ratings ^(†)	$\langle \rangle$
Ambient temperature under bias44	0°C to +125°C
Storage temperature68	5°C to +150°C
Voltage on pins with respect to Vss	\sim
on VDD pin)
PIC16F19155/56/75/76/85/86	-0.3V to +6.5V
PIC16(L)F19155/56/75/76/85/86	-0.3V to +4.0V
on MCLR pin	-0,3V to +9.0V
on all other pins	o (Vdd + 0.3V)
Maximum current	
on Vss pin ⁽¹⁾	
-40°C ≤ TA ≤ +85°C	350 mA
85°C < TA ≤ +125°C	120 mA
on VDD pin for 28-Pin devices ⁽¹⁾	
$-40^{\circ}C \le TA \le +85^{\circ}C$	250 mA
85°C < TA ≤ +125°C	85 mA
on VDD pin for 40-Pin devices ⁽¹⁾	
$-40^{\circ}C \le TA \le +85^{\circ}C$	350 mA
85°C < TA ≤ +125°C	120 mA
on any standard I/O pin	±50 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	±20 mA
Total power dissipation ⁽²⁾	800 mW

Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device backage power dissipation characterizations, see Table 39-6 to calculate device specifications.

2: Power dissipation is calculated as follows: PDIS = VDD $x \{Ipb - \sum Ioh\} + \sum \{(VDD - VOH) \times IOH\} + \sum (VOI \times IOL)$

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.



TABLE 39-7: EXTERNAL CLOCK/OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Typt	Max.	Units	Conditions		
ECL Oscillator									
OS1	F _{ECL}	Clock Frequency		\sum	> 500	kHz			
OS2	T _{ECL_DC}	Clock Duty Cycle	40		60	%			
ECM Ose	cillator			\searrow					
OS3	F _{ECM}	Clock Frequency		> -	4	MHz			
OS4	T _{ECM_DC}	Clock Duty Cycle	40	—	60	%			
ECH Osc	ECH Oscillator								
OS5	F _{ECH}	Clock Frequency	> -	_	32	MHz			
OS6	T _{ECH_DC}	Clock Duty Sycle	40	_	60	%			
System Oscillator									
OS20	F _{OSC}	System Clock Frequency	_	_	32	MHz	(Note 2, Note 3)		
OS21	F _{CY}		—	Fosc/4	—	MHz			
OS22	T _{CY}	Instruction Period	125	1/F _{CY}	—	ns			

* These parameters are characterized but not tested.

† Data in "Jyp" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices. The system clock frequency (Fosc) is selected by the "main clock switch controls" as described in Section 9.0

The system clock frequency (Fosc) is selected by the "main clock switch controls" as described in Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)".

The system clock frequency (Fosc) must meet the voltage requirements defined in the Section 39.2 "Standard Operating Conditions".

3:



TABLE 39-10: I/O A	AND CLKOUT TIMING	SPECIFICATIONS
--------------------	-------------------	----------------

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
IO1*	T _{CLKOUTH}	CLKOUT rising edge delay (rising edge Fosc (Q1 cycle) to falling edge CLKOUT	> -	—	70	ns		
IO2*	T _{CLKOUTL}	CLKOUT falling edge delay (rising edge Fosc (Q3 cycle) to rising edge CLKOUT	_	—	72	ns		
IO3*	T _{IO_VALID}	Port output valid time (rising edge Fose (Q1 cycle) to port valid)	_	50	70	ns		
IO4*	T _{IO_SETUP}	Port input setup time (Setup time before rising edge Fosc – Q2 cycle)	20	—	—	ns		
IO5*	T _{IO_HOLD}	Port input hold time (Hold time after rising edge Fosc – Q2 cycle)	50	—	—	ns		
IO6*	TIOR_SLREN	Port I/O rise time, slew rate enabled		25		ns	VDD = 3.0V	
107*	TIOR SLADIS	Port I/O fise time, slew rate disabled		5		ns	VDD = 3.0V	
IO8*	FIOF SLREN	Port I/O fall time, slew rate enabled	—	25	_	ns	VDD = 3.0V	
109*		Port I/O fall time, slew rate disabled	—	5	_	ns	VDD = 3.0V	
1010*	7 INT	INT pin high or low time to trigger an interrupt	25			ns		
IO11*	A ^{10C}	Interrupt-on-Change minimum high or low time to trigger interrupt	25	—	—	ns		
*These parameters are characterized but not tested.								

Standard Operating Conditions (unless otherwise stated)

FIGURE 39-13: CAPTURE/COMPARE/PWM TIMINGS (CCP)



TABLE 39-20: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +125°C								
Param. No.	Sym.	Characteri	stic	Min.	Тур†	Max.	Units	Conditions
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	—	$\langle - \rangle$	ns∖	\rangle
			With Prescaler	20	<u> </u>	A	ns	
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	/-/	1	ns	
			With Prescaler	20	λ		ns	
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N		\triangleright	ns	N = prescale value

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.