

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 31x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f19175-e-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

θ

Pull-up

Y

Υ

Y

Υ

Υ

Y

Y

Y

Y

Υ

Υ

Υ

Basic

\_

\_

VBAT

CLKOUT

OSC2 OSC1

CLKIN

INTPPS

\_

ICDCLK/

**ICSPCLK** 

ICDDAT/

ICSPDAT

48-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	ссь	MWG	CWG	MSSP	EUSART	CLC	RTCC	ГСD	Interrupt-on-Chang	High Current
21	ANA0	_	C1IN0- C2IN0-	_	—	—	_	-	_	—	_	CLCIN0 <sup>(1)</sup>		SEG0	IOCA0	
22	ANA1	-	C1IN1- C2IN1-	_	—	_	_		-	_	_	CLCIN1 <sup>(1)</sup>		SEG1	IOCA1	
23	ANA2	Ι	C1IN0+ C2IN0+	_	DAC1OUT1	-	Ι	-	Ι	_	Ι	-		SEG2	IOCA2	
24	ANA3	VREF+	C1IN1+		DAC1REF+	_	_		_	—	_	_		SEG3	IOCA3	
25	ANA4	Ι	_	_	-	T0CKI <sup>(1)</sup>	Ι	_		_		-	_	SEG4 COM3	IOCA4	_
26	_	-	_		_	-	_	_	_	SS <sup>(1)</sup>	-	_	_	_	IOCA5	—
33	ANA6	_		_	_	_	_		_	_	_			SEG6	IOCA6	
32	ANA7	_	_	—	—	—	—	_	_	—	_	_	-	SEG7	IOCA7	
8	ANB0	—	C2IN1+	ZCD	_	_	_	_	CWG1IN <sup>(1)</sup>	_	—	—	—	SEG8	IOCB0	—
9	ANB1	_	C1IN3- C2IN3-	_	—	_	_	-	_	SCL, SDA <sup>(1, 3, 4, 5, 6)</sup>	_	_	-	SEG9	IOCB1	HIB1
10	ANB2	_	_	—	—	—	_	-	_	SCL, SDA <sup>(1, 3, 4, 5, 6)</sup>	_	_	-	SEG10 CFLY1	IOCB2	_
11	ANB3	_	C1IN2- C2IN2-	—	—	—	—	_	_	—	_	_	-	SEG11 CFLY2	IOCB3	
16	ANB4 ADCACT <sup>(1)</sup>	_	_	_	—	—	_	_	_	—	_	_		COM0	IOCB4	
17	ANB5	—	_	—	—	T1G <sup>(1)</sup>	—	_	—	_	—	—	_	SEG13 COM1	IOCB5	_
18	ANB6	_	—	_	_	_	—	_	—	_	TX2 <sup>(1)</sup> CK2 <sup>(1)</sup>	CLCIN2 <sup>(1)</sup>	_	SEG14	IOCB6	_
19	ANB7	_	_	_	DAC1OUT2	_	_	_	_	_	RX2 <sup>(1)</sup> DT2 <sup>(1)</sup>	CLCIN3 <sup>(1)</sup>	_	SEG15	IOCB7	_

#### 48-PIN ALLOCATION TABLE (PIC16(L)F19185/86) TABLE 5: ...

© 2017 Microchip Technology Inc.

I/O<sup>(2)</sup>

RA0

RA1

RA2

RA3

RA4

RA5

RA6

RA7

RB0

RB1

RB2

RB3

RB4

RB5

RB6

RB7

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note 1:

2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVL register, instead of the I<sup>2</sup>C specific 4: or SMBUS input buffer thresholds.

These are alternative I<sup>2</sup>C logic levels pins. 5:

In I<sup>2</sup>C logic levels configuration, these pins can operate as either SCL and SDA pins. 6:

# 4.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
  - Configuration Words
  - Device ID
  - User ID
  - Program Flash Memory
  - Device Information Area (DIA)
  - Device Configuration Information (DCI)
  - Revision ID
- Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM (GPR)
  - Common RAM
- Data EEPROM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing
- NVMREG access

#### TABLE 4-1: DEVICE SIZES AND ADDRESSES

Device	Program Flash Memory Size (Words)	Last Program Memory Address
PIC16(L)F19155	8k	1FFFh
PIC16(L)F19175	8k	1FFFh
PIC16(L)F19185	8k	1FFFh
PIC16(L)F19156	16k	3FFFh
PIC16(L)F19176	16k	3FFFh
PIC16(L)F19186	16k	3FFFh

# 4.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing  $32K \times 14$  program memory space. Table 4-1 shows the memory sizes implemented. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 4-1).

# 4.2 Memory Access Partition (MAP)

User Flash is partitioned into:

- Application Block
- Boot Block, andStorage Area Flash (SAF) Block

The user can allocate the memory usage by setting the BBEN bit, selecting the size of the partition defined by BBSIZE<2:0> bits and enabling the Storage Area Flash by the SAFEN bit of the Configuration Word (see Register 5-4). Refer to Table 4-2 for the different user Flash memory partitions.

#### 4.2.1 APPLICATION BLOCK

Default settings of the Configuration bits ( $\overline{BBEN} = 1$ and  $\overline{SAFEN} = 1$ ) assign all memory in the user Flash area to the Application Block.

#### 4.2.2 BOOT BLOCK

If  $\overline{\text{BBEN}} = 1$ , the Boot Block is enabled and a specific address range is alloted as the Boot Block based on the value of the BBSIZE bits of Configuration Word (Register 5-4) and the sizes provided in Table 5-1.

#### 4.2.3 STORAGE AREA FLASH

Storage Area Flash (SAF) is enabled by clearing the SAFEN bit of the Configuration Word in Register 5-4. If enabled, the SAF block is placed at the end of memory and spans 128 words. If the Storage Area Flash (SAF) is enabled, the SAF area is not available for program execution.

#### 4.2.4 MEMORY WRITE PROTECTION

All the memory blocks have corresponding write protection fuses WRTAPP and WRTB bits in the Configuration Word (Register 5-4). If write-protected locations are written from NVMCON registers, memory is not changed and the WRERR bit defined in Register 12-5 is set as explained in **Section 13.4.9 "WRERR Bit"**.

#### 4.2.5 MEMORY VIOLATION

A Memory Execution Violation Reset occurs while executing an instruction that has been fetched from outside a valid execution area, clearing the MEMV bit. Refer to **Section 8.13 "Memory Execution Violation"** for the available valid program execution areas and the PCON1 register definition (Register 8-3) for MEMV bit conditions.

		Partition							
REG	Address	BBEN = 1 SAFEN = 1	BBEN = 1 SAFEN = 0	BBEN = 0 SAFEN = 1	BBEN = 0 SAFEN = 0				
	00 0000h ••• Last Boot Block Memory Address		APPLICATION	BOOT BLOCK (Note 4)	BOOT BLOCK (Note 4)				
PFM	Last Boot Block Memory Address + 1 <sup>(1)</sup> •••• Last Program Memory Address - 80h	APPLICATION BLOCK ( <b>Note 4</b> )	(Note 4)		APPLICATION BLOCK ( <b>Note 4</b> )				
	Last Program Memory Address - 7Fh <sup>(2)</sup> ••• Last Program Memory Address		SAF (Note 4)	(Note 4)	SAF (Note 4)				
CONF IG	Config Memory Address <sup>(3)</sup>	CONFIG (Note 4)							

#### TABLE 4-2: MEMORY ACCESS PARTITION

Note 1: Last Boot Block Memory Address is based on BBSIZE[2:0] given in Table 5-1.

2: Last Program Memory Address is the Flash size given in Table 4-1.

3: Config Memory Address are the address locations of the Configuration Words given in Table 13-2.

4: Each memory block has a corresponding write protection fuse defined by the WRTAPP, WRTB and WRTSAF bits in the Configuration Word (Register 5-4).

	Bank 58		Bank 59		Bank 60		Bank 61		Bank 62		Bank 63
1D00h	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
	(Table 4-3)	1D80h	(Table 4-3)	1E00h	(Table 4-3)	1E80h	(Table 4-3)	1F00h	(Table 4-3)	1F80h	(Table 4-3)
1D0Ch	LCDCON	1D8Ch	—	1E0Ch	—	1E8Ch	—	1F0Ch	_	1F8Ch	_
1D0Dh	LCDPS	1D8Dh	—	1E0Dh	—	1E8Dh	—	1F0Dh	_	1F8Dh	_
1D0Eh	LCDSE0	1D8Eh		1E0Eh		1E8Eh	_	1F0Eh	_	1F8Eh	_
1D0Fh	LCDSE1	1D8Fh		1E0Fh	CLCDATA	1E8Fh	PPSLOCK	1F0Fh	_	1F8Fh	_
1D10h	LCDSE2	1D90h	_	1E10h	CLC1CON	1E90h	INTPPS	1F10h	RA0PPS	1F90h	
1D11h	LCDSE3	1D91h	—	1E11h	CLC1POL	1E91h	<b>T0CKIPPS</b>	1F11h	RA1PPS	1F91h	_
1D12h	LCDSE4	1D92h	—	1E12h	CLC1SEL0	1E92h	T1CKIPPS	1F12h	RA2PPS	1F92h	_
1D13h	LCDSE5	1D93h	—	1E13h	CLC1SEL1	1E93h	T1GPPS	1F13h	RA3PPS	1F93h	_
1D14h	LCDVCON1	1D94h	_	1E14h	CLC1SEL2	1E94h	_	1F14h	RA4PPS	1F94h	_
1D15h	LCDVCON2	1D95h	—	1E15h	CLC1SEL3	1E95h	—	1F15h	RA5PPS	1F95h	_
1D16h	LCDREF	1D96h	—	1E16h	CLC1GLS0	1E96h	—	1F16h	RA6PPS	1F96h	_
1D17h	LCDRL	1D97h	—	1E17h	CLC1GLS1	1E97h	_	1F17h	RA7PPS	1F97h	_
1D18h	LCDDATA0	1D98h	—	1E18h	CLC1GLS2	1E98h	_	1F18h	RB0PPS	1F98h	_
1D19h	LCDDATA1	1D99h	—	1E19h	CLC1GLS3	1E99h	—	1F19h	RB1PPS	1F99h	—
1D1Ah	LCDDATA2	1D9Ah	_	1E1Ah	CLC2CON	1E9Ah	—	1F1Ah	RB2PPS	1F9Ah	—
1D1Bh	LCDDATA3	1D9Bh	_	1E1Bh	CLC2POL	1E9Bh	_	1F1Bh	RB3PPS	1F9Bh	—
1D1Ch	LCDDATA4	1D9Ch	_	1E1Ch	CLC2SEL0	1E9Ch	T2AINPPS	1F1Ch	RB4PPS	1F9Ch	—
1D1Dh	LCDDATA5	1D9Dh	—	1E1Dh	CLC2SEL1	1E9Dh	T4AINPPS	1F1Dh	RB5PPS	1F9Dh	—
1D1Eh	LCDDATA6	1D9Eh	_	1E1Eh	CLC2SEL2	1E9Eh	_	1F1Eh	RB6PPS	1F9Eh	_
1D1Fh	LCDDATA7	1D9Fh	_	1E1Fh	CLC2SEL3	1E9Fh	_	1F1Fh	RB7PPS	1F9Fh	_
1D20h	LCDDATA8	1DA0h	_	1E20h	CLC2GLS0	1EA0h	_	1F20h	RC0PPS	1FA0h	_
1D21h	LCDDATA9	1DA1h	_	1E21h	CLC2GLS1	1EA1h	CCP1PPS	1F21h	RC1PPS	1FA1h	_
1D22h	LCDDATA10	1DA2h	_	1E22h	CLC2GLS2	1EA2h	CCP2PPS	1F22h	RC2PPS	1FA2h	_
1D23h	LCDDATA11	1DA3h	—	1E23h	CLC2GLS3	1EA3h	_	1F23h	RC3PPS	1FA3h	_
1D24h	LCDDATA12	1DA4h		1E24h	CLC3CON	1EA4h	_	1F24h	RC4PPS	1FA4h	—
1D25h	LCDDATA13	1DA5h	_	1E25h	CLC3POL	1EA5h	—	1F25h	_	1FA5h	—
1D26h	LCDDATA14	1DA6h	_	1E26h	CLC3SEL0	1EA6h	_	1F26h	RC6PPS	1FA6h	_
1D27h	LCDDATA15	1DA7h	_	1E27h	CLC3SEL1	1EA7h	_	1F27h	RC7PPS	1FA7h	_
1D28h	LCDDATA16	1DA8h	_	1E28h	CLC3SEL2	1EA8h	_	1F28h	RD0PPS <sup>(2)</sup>	1FA8h	_
1D29h	LCDDATA17	1DA9h	_	1E29h	CLC3SEL3	1EA9h	SMT1WINPPS	1F29h	RD1PPS <sup>(2)</sup>	1FA9h	_
1D2Ah	LCDDATA18	1DAAh		1E2Ah	CLC3GLS0	1EAAh	SMT1SIGPPS	1F2Ah	RD2PPS <sup>(2)</sup>	1FAAh	_
1D2Bh	LCDDATA19	1DABh		1E2Bh	CLC3GLS1	1EABh	_	1F2Bh	RD3PPS <sup>(2)</sup>	1FABh	
1D2Ch	LCDDATA20	1DACh		1E2Ch	CLC3GLS2	1EACh	_	1F2Ch	RD4PPS <sup>(2)</sup>	1FACh	
1D2Dh	LCDDATA21	1DADh		1E2Dh	CLC3GLS3	1EADh	_	1F2Dh	RD5PPS <sup>(2)</sup>	1FADh	_
1D2Eh	LCDDATA22	1DAEh		1E2Eh	CLC4CON	1EAEh	_	1F2Eh	RD6PPS <sup>(2)</sup>	1FAEh	_
1D2Fh	LCDDATA23	1DAFh		1E2Fh	CLC4POL	1EAFh	_	1F2Fh	RD7PPS <sup>(2)</sup>	1FAFh	
1D30h	LCDDATA24	1DB0h		1E30h	CLC4SEL0	1EB0h	_	1F30h	RE0PPS <sup>(2)</sup>	1FB0h	_
1D31h	LCDDATA25	1DB1h		1E31h	CLC4SEL1	1EB1h	CWG1PPS	1F31h	RE1PPS <sup>(2)</sup>	1FB1h	
1D32h	LCDDATA26	1DB2h	_	1E32h	CLC4SEL2	1EB2h	_	1F32h	RE2PPS <sup>(2)</sup>	1FB2h	_
1D33h	LCDDATA27	1DB3h		1E33h	CLC4SEL3	1EB3h	_	1F33h	RE3PPS	1FB3h	_
1D34h	LCDDATA28	1DB4h	_	1E34h	CLC4GLS0	1EB4h	_	1F34h	RE4PPS	1FB4h	
1D35h	LCDDATA29	1DB5h		1E35h	CLC4GLS1	1EB5h	_	1F35h	RE5PPS	1FB5h	_
1D36h	LCDDATA30	1DB6h	_	1E36h	CLC4GLS2	1EB6h	_	1F36h	RE6PPS	1FB6h	_
1D37h	LCDDATA31	1DB7h	_	1E37h	CLC4GLS3	1EB7h	_	1F37h	RE7PPS	1FB7h	_
1D38h	LCDDATA32	1DB8h		1E38h	RF0PPS <sup>(3)</sup>	1EB8h	_	1F38h	ANSELA	1FB8h	
1D39h	LCDDATA33	1DB9h		1E39h	RF1PPS(3)	1FB9h	_	1F39h	WPUA	1FB9h	
1D3Ah	LCDDATA34	1DBAh		1E3Ah	RF2PPS <sup>(3)</sup>	1EBAh	_	1F3Ah	ODCONA	1FBAh	

## TABLE 4-10: PIC16(L)F19155/56/75/76/85/86 MEMORY MAP, BANKS 58-63

Note 1: Unimplemented locations read as '0'.

2: Present only on PIC16(L)F19156/76/86.

3: Present only on PIC16(L)F19185/86.

REGIST	-R 3-7.	REVIS		. REVIS		REGIS							
R	R	R	R	R	R	R	R	R	R	R	R	R	R
1	0			MJRRE	V<5:0>					R R R R R MNRREV<5:0> bit 0			
bit 13													bit 0
Legend:													
	R = Read	able bit											
	'0' = Bit is	cleared				'1' = Bit	is set	x = Bit is unknown					
bit 13-12	Fixed Val	ue: Read	d-only b	oits									

#### REGISTER 5-7: REVISIONID: REVISION ID REGISTER

These bits are fixed with value '10' for all devices included in this data sheet.

# bit 11-6 MJRREV<5:0>: Major Revision ID bits

These bits are used to identify a major revision. A major revision is indicated by an all layer revision (B0, C0, etc.)

#### bit 5-0 **MNRREV<5:0>**: Minor Revision ID bits These bits are used to identify a minor revision.



#### REGISTER 12-3: WDTPSL: WDT PRESCALE SELECT LOW BYTE REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
			PSCNT	<7:0> <sup>(1)</sup>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is unchang	jed	x = Bit is unknown		-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 **PSCNT<7:0>**: Prescale Select Low Byte bits<sup>(1)</sup>

**Note 1:** The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

#### REGISTER 12-4: WDTPSH: WDT PRESCALE SELECT HIGH BYTE REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0				
	PSCNT<15:8> <sup>(1)</sup>										
bit 7							bit 0				

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PSCNT<15:8>**: Prescale Select High Byte bits<sup>(1)</sup>

**Note 1:** The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

#### REGISTER 12-5: WDTTMR: WDT TIMER REGISTER

U-0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
—		WDTTM	1R<3:0>	STATE	PSCNT<17:16> <sup>(1)</sup>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '0'

bit 6-3 WDTTMR<3:0>: Watchdog Timer Value bits

bit 2 STATE: WDT Armed Status bit

1 = WDT is armed

0 = WDT is not armed

bit 1-0 PSCNT<17:16>: Prescale Select Upper Byte bits<sup>(1)</sup>

**Note 1:** The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

# 17.0 INTERRUPT-ON-CHANGE (IOC)

All pins on all PORTA, PORTB, and PORTC, excluding RC5 and RE3 of PORTE, can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual pin, or combination of pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 17-1 is a block diagram of the IOC module.

# 17.1 Enabling the Module

To allow individual pins to generate an interrupt, the IOCIE bit of the PIE0 register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

# 17.2 Individual Pin Configuration

For each pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting the associated bits in both of the IOCxP and IOCxN registers.

# 17.3 Interrupt Flags

The bits located in the IOCxF registers are status flags that correspond to the interrupt-on-change pins of each port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the PIR0 register reflects the status of all IOCxF bits.

# 17.4 Clearing Interrupt Flags

The individual status flags, (IOCxF register bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

#### EXAMPLE 17-1: CLEARING INTERRUPT FLAGS (PORTB EXAMPLE)

MOVLW 0xff XORWF IOCBF, W ANDWF IOCBF, F

# 17.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the affected IOCxF register will be updated prior to the first instruction executed out of Sleep.

# 24.1 OPERATION

The RTCC consists of a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1st, 2000 to 23:59:59 on December 31st, 2099.

The hours use the 24-hour time format (military time) with no hardware provisions for regular time format (AM/PM). The clock provides a granularity of one second with additional visibility to the half-second.

The user has visibility to the half second field of the counter. This value is read-only and can be reset only by writing to the lower half of the SECONDS register.

#### 24.1.1 REGISTER INTERFACE

The RTCC register set is divided into the following categories:

# **Control Registers**

- RTCCON
- RTCCAL
- ALRMCON
- ALRMRPT

#### **Clock Value Registers**

- YEAR
- MONTH
- DAY
- WEEKDAY
- HOURS
- MINUTES
- SECONDS

# **Alarm Value Registers**

- ALRMMNTH
- ALRMDAY
- ALRMWD
- ALRMHR
- ALRMMIN
- ALRMSEC

**Note:** The WEEKDAY register is not automatically derived from the date, but it must be correctly set by the user.

The register interface for the RTCC and alarm values is implemented using the Binary Coded Decimal (BCD) format. This simplifies the firmware when using the module, as each of the digits is contained within its own 4-bit value (see **Section 24.1.3 "Clock Sources"** and Figure 24-3).

All timer registers containing a value of seconds or greater are writable. The user can configure the initial start date and time by writing the year, month, day, hour, minutes and seconds into the clock value registers and the timer will then proceed to count from the newly written values.

The RTCC module is enabled by setting the RTCEN bit (RTCCON<7>). Once the RTCC is enabled, the timer will continue incrementing, even while the clock value registers are being re-written. However, any time the SECONDS register is written to, all of the clock value prescalers are reset to '0'. This allows lower granularity of timer adjustments.

The Timer registers are updated in the same cycle as the WRITE instruction's execution by the CPU. The user must ensure that when RTCEN = 1, the updated registers will not be incremented at the same time. This can be accomplished in several ways:

- By checking the RTCSYNC bit (RTCCON<4>)
- By checking the preceding digits from which a carry can occur
- By updating the registers immediately following the seconds pulse (or alarm interrupt)

#### 24.1.2 WRITE LOCK

To perform a write to any of the RTCC timer registers, the RTCWREN bit must be set. To avoid accidental writes to the timer, it is recommended that the RTCWREN bit is kept clear at any other time.

The RTCEN bit can only be written to when RTCWREN = 1. A write attempt to this bit while RTCWREN = 0 will be ignored. The RTCC timer registers can be written with RTCEN = 0 or 1.

# 26.12 Register Definitions: Timer1 Control

U-0	U-0	R/W-0/u	R/W-0/u	U-0	R/W-0/u	R/W-0/u	R/W-0/u			
_	—	CKPS	<1:0>	_	SYNC	RD16	ON			
bit 7							bit 0			
Legend:										
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'										
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value	at POR and BC	R/Value at all o	other Resets			
'1' = Bit is set '0' = Bit is cleared										
bit 7-6	Unimplemen	ted: Read as 'd	)'							
bit 5-4	CKPS<1:0>:	Timer1 Input C	lock Prescale	Select bits						
	11 = 1:8 Pres	cale value								
	10 = 1:4 Pres	cale value								
	01 = 12 Pres	cale value								
bit 3	Unimplemen	ted: Read as '	)'							
bit 2	SYNC: Timer	1 Svnchronizat	on Control bit							
	When TMR10	CLK = Fosc or I	Fosc/4							
	This bit is igno	ored. The timer	uses the inte	rnal clock and	no additional sy	nchronization	is performed.			
	ELSE									
	0 = Synchron	nze external clo	ock input with	system clock						
b:+ 1			da Enabla bit	ui						
DILI	0 = Enables	register read/w	rite of Timer1	in two 8-bit op	eration					
	1 = Enables	register read/w	rite of Timer1	in one 16-bit o	peration					
bit 0	ON: Timer1 C	Dn bit			-					
	1 = Enables	Timer1								
	0 = Stops Tin	ner1 and clears	Timer1 gate	flip-flop						

# REGISTER 26-1: T1CON: TIMER1 CONTROL REGISTER

# 29.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral that allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

The Capture/Compare/PWM modules available are shown in Table 29-1.

	TABLE 29-1:	AVAILABLE CCP	MODULES
--	-------------	---------------	---------

Device	CCP1	CCP2
PIC16(L)F19155/56/75/76/85/86	•	•

The Capture and Compare functions are identical for all CCP modules.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
  - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.



## 33.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

#### 33.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

# 33.4 I<sup>2</sup>C MODE OPERATION

All MSSP I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the  $PIC^{$ <sup>®</sup>} microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

#### 33.4.1 BYTE FORMAT

All communication in  $I^2C$  is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the eighth falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

#### 33.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of  $I^2C$  communication that have definitions specific to  $I^2C$ . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips  $I^2C$  specification.

#### 33.4.3 SDA AND SCL PINS

When selecting any I<sup>2</sup>C mode, the SCL and SDA pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note 1:	Any device pin can be selected for SDA and SCL functions with the PPS periph- eral. These functions are bidirectional. The SDA input is selected with the SSPDATPPS registers. The SCL input is selected with the SSPCLKPPS registers. Outputs are selected with the RxyPPS registers. It is the user's responsibility to make the selections so that both the input and the output for each function is on the same pin.
	same pin.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
			SSPxN	1SK<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Va			R/Value at all o	other Resets			
'1' = Bit is set '0' = Bit is cleared			ared				
bit 7-1	SSPxMSK<	7:1>: Mask bits					
	1 = The rec	eived address b	it n is compai	red to SSPxAD	D <n> to detect</n>	I <sup>2</sup> C address ma	atch
	0 = The rec	eived address b	it n is not use	d to detect I <sup>2</sup> C	address match		
bit 0	SSPxMSK<	0>: Mask bit for	I <sup>2</sup> C Slave mo	ode, 10-bit Addr	ess		
$I^2C$ Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):							
	1 = The rec	eived address b	it 0 is compai	red to SSPxAD	D<0> to detect	I <sup>2</sup> C address ma	atch
	0 = The rec	eived address b	it 0 is not use	ed to detect I <sup>2</sup> C	address match		
	I <sup>2</sup> C Slave m	ode, 7-bit addres	SS:				

#### REGISTER 33-5: SSPxMSK: SSPx MASK REGISTER

## REGISTER 33-6: SSPxADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
SSPxADD<7:0>								
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### Master mode:

bit 7-0	SSPxADD<7:0>: Baud Rate Clock Divider bits
	SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

#### 10-Bit Slave mode – Most Significant Address Byte:

MSK0 bit is ignored.

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 SSPxADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

#### 10-Bit Slave mode – Least Significant Address Byte:

bit 7-0 SSPxADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

Dit 7-1 <b>SSPXADD</b> 7:12: 7-Dit address	bit 7-1	SSPxADD<7:1>: 7	7-bit address
--------------------------------------------	---------	-----------------	---------------

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

R/W-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	
ABDOVF	RCIDL	_	SCKP	BRG16		WUE	ABDEN	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	as '0'		
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared								
bit 7	ABDOVF: Au	ito-Baud Detec	t Overflow bit					
	Asynchronous 1 = Auto-baud 0 = Auto-baud Synchronous Don't care	<u>s mode</u> : d timer overflov d timer did not ( <u>mode</u> :	ved overflow					
bit 6	t 6 <b>RCIDL:</b> Receive Idle Flag bit          Asynchronous mode:         1 = Receiver is Idle         0 = Start bit has been received and the receiver is receiving         Synchronous mode:         Don't care							
bit 5	Unimplemen	ted: Read as '	כ'					
bit 4	SCKP: Clock	/Transmit Pola	ity Select bit					
	Asynchronous mode: 1 = Idle state for transmit (TX) is a low level 0 = Idle state for transmit (TX) is a bird level							
	<ul> <li>a light level</li> <li><u>Synchronous mode</u>:</li> <li>1 = Idle state for clock (CK) is a high level</li> <li>0 = Idle state for clock (CK) is a low level</li> </ul>							
bit 3	<b>BRG16:</b> 16-b	it Baud Rate G	enerator bit					
	1 = 16-bit Ba 0 = 8-bit Bau	ud Rate Gener d Rate Genera	ator is used tor is used					
bit 2	Unimplemen	ted: Read as '	כי					
bit 1	WUE: Wake-	up Enable bit						
	Asynchronous 1 = USART w hardware 0 = RX pin no Synchronous	s mode: /ill continue to s on following ris ot monitored no <u>mode</u> :	ample the Rx ing edge. r rising edge	c pin – interruj detected	ot generated on fa	alling edge; bit	cleared in	
	Unused in this	s mode – value	ignored					
bit 0	ABDEN: Auto	o-Baud Detect I	Enable bit					
	Asynchronous 1 = Enable b (55h); cleared in 0 = Baud rate Synchronous	<u>s mode</u> : baud rate meas n hardware upo e measuremen <u>mode</u> :	surement on t on completion t disabled or o	the next char	acter – requires	reception of a	SYNCH field	
	Unused in this	s mode – value	ignored					

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
LRLAP1	LRLAP0	LRLBP1	LRLBP0	LCDIRI	LRLAT2	LRLAT1	LRLAT0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6	LRLAP<1:0>	: LCD Reference	e Ladder A Ti	ime Power Con	trol bits		
	During Time I	Interval A:	s tha High Dr	wor (UD) ladde	or.		
	10 = Internal	LCD reference I	adder is pow	ered in Medium	Power mode		
	01 = Internal	LCD reference I	adder is pow	ered in Low-Por	wer mode		
	00 = Internal	LCD reference I	adder is pow	ered down and	unconnected		
bit 5-4	LRLBP<1:0>	: LCD Reference	e Ladder B Ti	ime Power Con	trol bits		
	During Time I	Interval B:	addar ia naw	orod in High Do	wormodo		
	10 = Internal	LCD reference I	adder is pow	ered in High-Po ered in Medium	Power mode		
	01 = Internal	LCD reference I	adder is pow	ered in Low-Po	wer mode		
	00 = Internal	LCD reference I	adder is pow	ered down and	unconnected		
bit 3	LCDIRI: LCD	Internal Refere	nce Buffer Idl	e Enable bit			
	Allows the Int	ernal reference i	band gap buπ	er to shut down	when the LCD I	Reference Lad	der is in Power
	1 = When the	LCD Reference	Ladder is in p	ower mode 'B',	the LCD Interna	al Reference Ba	and Gap buffer
	is disable	d					
	0 = The LCD	Internal Referen	nce Buffer ign	ores the LCD F	Reference Ladd	er power mode	<b>;</b>
bit 2-0	LRLAT<2:0>	: LCD Reference	e Ladder A Ti	me Interval Cor	ntrol bits		
	Sets the num	iber of 32 clock of the second s	$\frac{1}{2}$	the A Time Inter	rval Power mod	e is active.	
	111 = Interna	al I CD reference	<u>= 0):</u> aladder is in A	A Power mode f	for 7 clocks and	B Power mod	e for 9 clocks
	110 = Interna	al LCD reference	ladder is in A	A Power mode f	for 6 clocks and	B Power mod	e for 10 clocks
	101 = Interna	al LCD reference	ladder is in A	A Power mode f	for 5 clocks and	B Power mod	e for 11 clocks
	100 = Interna	al LCD reference	ladder is in A	A Power mode f	for 4 clocks and	B Power mod	e for 12 clocks
	011 = Interna	al LCD reference	ladder is in A	A Power mode f	for 2 clocks and	B Power mod	e for 14 clocks
	001 = Interna	al LCD reference	ladder is in A	A Power mode f	for 1 clock and	B Power mode	for 15 clocks
	000 = Interna	al LCD reference	ladder is alw	ays in B Power	r mode		
	For Type-B W	Vaveforms (WFT	<u> = 1):</u>		6 <b>7</b>	D Davisa and	
	111 = Interna	al LCD reference	ladder is in A	A Power mode f A Power mode f	for 7 clocks and for 6 clocks and	B Power mod	e for 25 clocks
	101 = Interna	al LCD reference	ladder is in A	A Power mode f	for 5 clocks and	B Power mod	e for 27 clocks
	100 = Interna	al LCD reference	ladder is in A	A Power mode f	for 4 clocks and	B Power mod	e for 28 clocks
	011 = Interna	al LCD reference	ladder is in A	A Power mode f	for 3 clocks and	B Power mod	e for 29 clocks
	001 = Interna		ladder is in A	A Power mode 1	ior ∠ clocks and for 1 clock and l	в Power mode	for 31 clocks
	000 = Interna	al LCD reference	ladder is alw	ays in B Power	r mode		

#### **REGISTER 35-7:** LCDRL: LCD INTERNAL REFERENCE LADDER CONTROL REGISTER

LSLF	Logical Left Shift
Syntax:	[ <i>label</i> ]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in \left[ 0,1 \right] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

С	◀	register f	•	-0

LSRF	Logical Right Shift
Syntax:	[ <i>label</i> ]LSRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0→ register f → C

MOVF	Move f
Syntax:	[ <i>label</i> ] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

© 2017 Microchip Technology Inc.

# 42.1 Package Marking Information (Continued)



 

 NNN
 Alphanumeric traceability code Pb-free JEDEC<sup>®</sup> designator for Matte Tin (Sn)

 \*
 This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.

 Note:
 In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

© 2017 Microchip Technology Inc.

# 42.1 Package Marking Information (Continued)



# 44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]





Microchip Technology Drawing C04-076C Sheet 1 of 2