

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detuils	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 31x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f19176-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Name	Function	Input Type	Output Type	Description
RC0/T1CKI ⁽¹⁾ /SMTWIN1 ⁽¹⁾ /IOCC0/SOSCO	RC0	TTL/ST	CMOS/OD	General purpose I/O.
	T1CKI ⁽¹⁾	—	_	Timer1 clock input.
	SMTWIN1 ⁽¹⁾	_	_	SMT window input.
	IOCC0	TTL/ST	_	Interrupt-on-change input.
	SOSCO	#VALUE!	AN	32.768 kHz secondary oscillator crystal driver outp
RC1/T4IN ⁽¹⁾ /SMTSIG1 ⁽¹⁾ /CCP2 ⁽¹⁾ /IOCC1/SOSCI	RC1	TTL/ST	CMOS/OD	General purpose I/O.
	T4IN ⁽¹⁾	—	_	Timer4 external input.
	SMTSIG1 ⁽¹⁾	_	_	SMT signal input.
	CCP2 ⁽¹⁾	_	_	CCP Capture Input.
	IOCC1	TTL/ST	_	Interrupt-on-change input.
	SOSCI	_	_	32.768 kHz secondary oscillator crystal driver input.
RC2/CCP1 ⁽¹⁾ /IOCC2/ANC2/SEG18/COM2	RC2	TTL/ST	CMOS/OD	General purpose I/O.
	CCP1 ⁽¹⁾	_	—	CCP Capture Input.
	IOCC2	TTL/ST	_	Interrupt-on-change input.
	ANC2	AN	_	ADC Channel input.
	SEG18		AN	LCD Analog output.
	COM2	_	AN	LCD Driver Common Outputs.
RC3/T2IN/SCL ^(3,4) /SCK ⁽¹⁾ /SEG19	RC3	TTL/ST	CMOS/OD	General purpose I/O.
	T2IN ⁽¹⁾	_	—	Timer2 external input.
	SCL ^(3,4)	l ² C	OD	MSSP I ² Cclock input/output.
	SCK ⁽¹⁾	TTL/ST	—	MSSP SPI clock input/output
	IOCC3	TTL/ST	_	Interrupt-on-change input.
	ANC3	AN	_	ADC Channel input.
	SEG19		AN	LCD Analog output.
RC4/SDA ^(3,4) /SDI ⁽¹⁾ /IOCC4/ANC4/SEG20	RC4	TTL/ST	CMOS/OD	General purpose I/O.
	SDA ^(3,4)	TTL/ST	—	MSSP I ² C data input/output.
	SDI ⁽¹⁾	l ² C	OD	MSSP SPI serial data in.
	IOCC4	TTL/ST	_	Interrupt-on-change input.
	ANC4	AN	_	ADC Channel input.
	SEG20		AN	LCD Analog output.
RC6/CK1 ⁽³⁾ /TX1 ⁽¹⁾ /IOCC6/ANC6/SEG22/COM5/VLCD2	RC6	TTL/ST	CMOS/OD	General purpose I/O.
	CK1 ⁽³⁾	—	_	EUSART synchronous clock out
	TX1 ⁽¹⁾	_	_	EUSART asynchronous TX data out
	IOCC6	TTL/ST	_	Interrupt-on-change input.
	ANC6	AN	_	ADC Channel input.
	SEG22	_	AN	LCD Analog output.
	COM5	_	AN	LCD Driver Common Outputs.
	VLCD2	AN		LCD analog input

TABLE 1-2: PIC16(L)F19155/56 PINOUT DESCRIPTION (CONTINUED)

Legend:

ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C TTL = TTL compatible input HV = High Voltage XTAL = Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as 2: described in Table 14-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds. 4:

	PIC16(L)F19155 PIC16(L)F19175 PIC16(L)F19185	PIC16	(L)F19156 (L)F19176 (L)F19186			
	PC<15:0> ⁽⁵⁾	PC	<15:0> ⁽⁵⁾			
	‡	ŧ		_		
Note 1	Stack (16 levels)	Stack	(16 levels)	Note 1		
	4		7	_		
0000	,		•	0000h		
07FFr				07FFh		
0800h	Program Flash Memory	/		0800h		
0FFFt				• 0FFFh		
1000h		Program	Flash Memory	1000h		
				•		
1FFFt				• 1FFFh		
2000h				2000h		
				•		
3FFFr	1 In incur I and a start (4)			3FFFh		
4000h	Unimplemented ⁽⁴⁾			4000h		
		Unimp	lemented ⁽⁴⁾	1:		
7FFFr				7FFFh		
8000h		(0)		8000h		
••• 8003h		User IDs ⁽²⁾				
8004h		eserved		8003h 8004h		
8005h		ision ID ^(2,3)		8005h		
8006h	Dev	/ice ID ^(2,3)		8006h		
8007h			-(2)	8007h		
••• 800Br		n Word 1,2,3,4,	57	••• 800Bh		
800Ch 80FF	R	eserved		800Ch • 80FFh		
8100h		iormation And f	2)	8100h		
811Fr		ormation Area ⁽²	-,	811Fh		
8120F 81FF	R	eserved		8120h • 81FFh		
8200h 821Fr	Device Configu	ration Informati	on ^(2,3)	8200h 821Fh		
8220h		eserved		8220h		
F000h F0FF		lash Memory		F000h F0FFh		
••• FFFF	D	eserved		FFFFh		
Note 1: 2: 3: 4:	memory panels. Not code-protected.	Not code-protected. Device Configuration Information, Device/Revision IDs				
5:	For the purposes of instru execution, only 15 bits (Pr for the purposes of nonvo ing through ICSP™ progr uses all 16 bits (PC<15:0: command requires a full 1					

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 58 (c	ontinued)	-	-	_	-			-	-	_	-
1D2Ah	LCDDATA18	S15C3	S14C3	S13C3	—	SE11C3	S10C3	S09C3	S08C3	0000 0000	0000 0000
1D2Bh	LCDDATA19	S23C3	S22C3	—	S20C3	S19C3	S18C3	—	—	0000 0000	0000 0000
1D2Ch	LCDDATA20	S31C3	S30C3	S29C3	S28C3	S27C3	S26C3	S25C3	S24C3	0000 0000	0000 0000
1D2Dh	LCDDATA21		—	—	—	—	S34C3	S33C3	S32C3	0000 0000	0000 0000
1D2Eh	LCDDATA22	S47C3	S46C3	S45C3	S44C3	S43C3	S42C3	S41C3	S40C3	0000 0000	0000 0000
1D2Fh	LCDDATA23	S07C4	S06C4	—	S04C4	S03C4	S02C4	S01C4	S00C4	0000 0000	0000 0000
1D30h	LCDDATA24	S15C4	S14C4	S13C4	—	S11C4	S10C4	S09C4	S08C4	0000 0000	0000 0000
1D31h	LCDDATA25	S23C4	S22C4	—	S20C4	S19C4	S18C4	—	—	0000 0000	0000 0000
1D32h	LCDDATA26	S31C4	S30C4	S29C4	S28C4	S27C4	S26C4	S25C4	S24C4	0000 0000	0000 0000
1D33h	LCDDATA27	—	—	—	—	—	S34C4	S33C4	S32C4	0000 0000	0000 0000
1D34h	LCDDATA28	S47C4	S46C4	S45C4	S44C4	S43C4	S42C4	S41C4	S40C4	0000 0000	0000 0000
1D35h	LCDDATA29	S07C5	S06C5	_	S04C5	S03C5	S02C5	S01C5	S00C5	0000 0000	0000 0000
1D36h	LCDDATA30	S15C5	S14C5	S13C5	—	S11C5	S10C5	S09C5	S08C5	0000 0000	0000 0000
1D37h	LCDDATA31	S23C5	S22C5	—	S20C5	S19C5	S18C5	—	—	0000 0000	0000 0000
1D38h	LCDDATA32	S31C5	S30C5	S29C5	S28C5	S27C5	S26C5	S25C5	S24C5	0000 0000	0000 0000
1D39h	LCDDATA33	—	—	—	—	—	S34C5	S33C5	S32C5	0000 0000	0000 0000
1D3Ah	LCDDATA34	S47C5	S46C5	S45C5	S44C5	S43C5	S42C5	S41C5	S40C5	0000 0000	0000 0000
1D3Bh	LCDDATA35	S07C6	S06C6	_	S04C6	S03C6	S02C6	S01C6	S00C6	0000 0000	0000 0000
1D3Ch	LCDDATA36	S15C6	S14C6	S13C6	—	S11C6	S10C6	S09C6	S08C6	0000 0000	0000 0000
1D3Dh	LCDDATA37	S23C6	S22C6	_	S20C6	S19C6	S18C6	—	—	0000 0000	0000 0000
1D3Eh	LCDDATA38	S31C6	S30C6	S29C6	S28C6	S27C6	S26C6	S25C6	S24C6	0000 0000	0000 0000
1D3Fh	LCDDATA39	—	—	—	—	—	S34C6	S33C6	S32C6	0000 0000	0000 0000
1D40h	LCDDATA40	S47C6	S46C6	S45C6	S44C6	S43C6	S42C6	S41C6	S40C6	0000 0000	0000 0000
1D41h	LCDDATA41	S07C7	S06C7	—	S04C7	S03C7	S02C7	S01C7	S00C7	0000 0000	0000 0000
1D42h	LCDDATA42	S15C7	S14C7	S13C7		S11C7	S10C7	S09C7	S08C7	0000 0000	0000 0000
1D43h	LCDDATA43	S23C7	S22C7		S20C7	S19C7	S18C7		—	0000 0000	0000 0000
1D44h	LCDDATA44	S31C7	S30C7	S29C7	S28C7	S27C7	S26C7	S25C7	S24C7	0000 0000	0000 0000
1D45h	LCDDATA45	_	_	—	_	—	S34C7	S33C7	S32C7	0000 0000	0000 0000
1D46h	LCDDATA46	S47C7	S46C7	S45C7	S44C7	S43C7	S42C7	S41C7	S40C7	0000 0000	0000 0000
1D47h	LCDDATA47	S07C0	S06C0	_	S04C0	S03C0	S02C0	S01C0	S00C0	0000 0000	0000 0000

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
ontinued)										
ANSELE	ANSE7	ANSE6	ANSE5	ANSE4	ANSE3	—	ANSE1	ANSE0	1111 1-11	1111 1-11
WPUE	WPUE7	WPUE6	WPUE5	WPUE4	WPUE3		WPUE1	WPUE0	0000 0-00	0000 0-00
ODCONE	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	—	ODCE1	ODCE0	0000 0-00	0000 0-00
SLRCONE	SLRE7	SLRE6	SLRE5	SLRE4	SLRE3		SLRE1	SLRE0	1111 1-11	1111 1-11
INLVLE	INLVLE7	INLVLE6	INLVLE5	INLVLE4	INLVLE3	—	INLVLE1	INLVLE0	1111 1-11	1111 1-11
IOCEP	—	_		_	IOCEP3	—	—	—	0000 0000	0000 0000
IOCEN	—	_		_	IOCEN3	—	—	—	0000 0000	0000 0000
IOCEF	—	-	-	—	IOCEF3	—	—	—	0000 0000	0000 0000
—	Unimplemented									
_	Unimplemented									
—	Unimplemented									
	ANSELE WPUE ODCONE SLRCONE INLVLE IOCEP IOCEN IOCEF 	ANSELE ANSE7 WPUE WPUE7 ODCONE ODCE7 SLRCONE SLRE7 INLVLE INLVLE7 IOCEP — IOCEN — IOCEF — IOCEF —	ontinued) ANSELE ANSE7 ANSELE ANSE7 WPUE WPUE7 ODCONE ODCE7 ODCONE SLRE7 SLRCONE SLRE7 INLVLE INLVLE7 IOCEP — IOCER — IOCEF — — — — —	ontinued) ANSELE ANSE7 ANSE6 ANSE5 WPUE WPUE7 WPUE6 WPUE5 ODCONE ODCE7 ODCE6 ODCE5 SLRCONE SLRE7 SLRE6 SLRE5 INLVLE INLVLE7 INLVLE6 INLVLE5 IOCEP — — — IOCEF — — — — — — —	ontinued) ANSELE ANSE7 ANSE6 ANSE5 ANSE4 WPUE WPUE7 WPUE6 WPUE5 WPUE4 ODCONE ODCE7 ODCE6 ODCE5 ODCE4 SLRCONE SLRE7 SLRE6 SLRE5 SLRE4 INLVLE INLVLE7 INLVLE6 INLVLE5 INLVLE4 IOCEP — — — — IOCEF — — — — IOCEF — — Unimplen — — Unimplen	ontinued) ANSELE ANSE7 ANSE6 ANSE5 ANSE4 ANSE3 WPUE WPUE7 WPUE6 WPUE5 WPUE4 WPUE3 ODCONE ODCE7 ODCE6 ODCE5 ODCE4 ODCE3 SLRCONE SLRE7 SLRE6 SLRE5 SLRE4 SLRE3 INLVLE INLVLE7 INLVLE6 INLVLE5 INLVLE4 INLVLE3 IOCEP - - - IOCEP3 IOCEN - - IOCEF3 IOCEF3 - - - IOCEF3 IOCEF3	ontinued) ANSE ANSE5 ANSE4 ANSE3 — ANSELE ANSE7 ANSE6 ANSE5 ANSE4 ANSE3 — WPUE WPUE7 WPUE6 WPUE5 WPUE4 WPUE3 — ODCONE ODCE7 ODCE6 ODCE5 ODCE4 ODCE3 — SLRCONE SLRE7 SLRE6 SLRE5 SLRE4 SLRE3 — INLVLE INLVLE7 INLVLE6 INLVLE5 INLVLE4 INLVLE3 — IOCEP — — — — IOCEP3 — IOCEN3 — IOCEF — — — — IOCEF3 IOCEF3 — — — — — IOCEP3 — — IOCEF — — — IOCEF3 IOCEF3 — — — — Unimple IOCEF3 — — — UNIMINE UNIMINE IOCEF3 — <td>ontinued ANSE7 ANSE6 ANSE5 ANSE4 ANSE3 — ANSE1 WPUE WPUE7 WPUE6 WPUE5 WPUE4 WPUE3 — WPUE1 ODCONE ODCE7 ODCE6 ODCE5 ODCE4 ODCE3 — ODCE1 SLRCONE SLRE7 SLRE6 SLRE5 SLRE4 SLRE3 — SLRE1 INLVLE INLVLE7 INLVLE6 INLVLE5 INLVLE4 INLVLE3 — INLVLE1 IOCEP — — — — — — — IOCEN — — — — IOCE93 — — IOCEF — — — — IOCE93 — — IOCEF — — — — IOCEF3 — — — — — — IOCEF3 — — — — — — UNIMINDE IDICEF3 —</td> <td>ontinued)ANSELEANSE7ANSE6ANSE5ANSE4ANSE3—ANSE1ANSE0WPUEWPUE7WPUE6WPUE5WPUE4WPUE3—WPUE1WPUE0ODCONEODCE7ODCE6ODCE5ODCE4ODCE3—ODCE1ODCE0SLRCONESLRE7SLRE6SLRE5SLRE4SLRE3—SLRE1SLRE0INLVLEINLVLE7INLVLE6INLVLE5INLVLE4INLVLE3———IOCEP————IOCEP3———IOCEN————IOCEP3———IOCEF————IOCEF3———</td> <td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR ontinued) ANSELE ANSE7 ANSE6 ANSE5 ANSE4 ANSE3 — ANSE1 ANSE0 1111 1-11 WPUE WPUE7 WPUE6 WPUE5 WPUE4 WPUE3 — WPUE1 WPUE0 0000 0-00 ODCONE ODCE7 ODCE6 ODCE5 ODCE4 ODCE3 — ODCE1 ODCE0 0000 0-00 SLRCONE SLRE7 SLRE6 SLRE5 SLRE4 SLRE3 — SLRE1 SLRE0 1111 1-11 INLVLE INLVLE7 INLVLE6 INLVLE5 INLVLE4 INLVLE3 — — — 0000 0000 IOCEP — — — — IOCEN3 — — — 0000 0000 IOCEF — — — IOCEN3 — — — 0000 0000 </td>	ontinued ANSE7 ANSE6 ANSE5 ANSE4 ANSE3 — ANSE1 WPUE WPUE7 WPUE6 WPUE5 WPUE4 WPUE3 — WPUE1 ODCONE ODCE7 ODCE6 ODCE5 ODCE4 ODCE3 — ODCE1 SLRCONE SLRE7 SLRE6 SLRE5 SLRE4 SLRE3 — SLRE1 INLVLE INLVLE7 INLVLE6 INLVLE5 INLVLE4 INLVLE3 — INLVLE1 IOCEP — — — — — — — IOCEN — — — — IOCE93 — — IOCEF — — — — IOCE93 — — IOCEF — — — — IOCEF3 — — — — — — IOCEF3 — — — — — — UNIMINDE IDICEF3 —	ontinued)ANSELEANSE7ANSE6ANSE5ANSE4ANSE3—ANSE1ANSE0WPUEWPUE7WPUE6WPUE5WPUE4WPUE3—WPUE1WPUE0ODCONEODCE7ODCE6ODCE5ODCE4ODCE3—ODCE1ODCE0SLRCONESLRE7SLRE6SLRE5SLRE4SLRE3—SLRE1SLRE0INLVLEINLVLE7INLVLE6INLVLE5INLVLE4INLVLE3———IOCEP————IOCEP3———IOCEN————IOCEP3———IOCEF————IOCEF3———	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR ontinued) ANSELE ANSE7 ANSE6 ANSE5 ANSE4 ANSE3 — ANSE1 ANSE0 1111 1-11 WPUE WPUE7 WPUE6 WPUE5 WPUE4 WPUE3 — WPUE1 WPUE0 0000 0-00 ODCONE ODCE7 ODCE6 ODCE5 ODCE4 ODCE3 — ODCE1 ODCE0 0000 0-00 SLRCONE SLRE7 SLRE6 SLRE5 SLRE4 SLRE3 — SLRE1 SLRE0 1111 1-11 INLVLE INLVLE7 INLVLE6 INLVLE5 INLVLE4 INLVLE3 — — — 0000 0000 IOCEP — — — — IOCEN3 — — — 0000 0000 IOCEF — — — IOCEN3 — — — 0000 0000

PIC16(L)F19155/56/75/76/85/86

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

8.2 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

8.3 Brown-out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- BOR is controlled by software
- BOR is always off

Refer to Table 8-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 8-2 for more information.

TABLE 8-1: BOR OPERATING MODES

8.3.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

8.3.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep
11	х	Х	Active	Wait for release of BOR ⁽¹⁾ (BORRDY = 1)
1.0		Awake	Active	Waits for release of BOR (BORRDY = 1)
10	Х	Sleep	Disabled	Waits for BOR Reset release
0.1	1	х	Active	Waits for BOR Reset release (BORRDY = 1)
01	0	х	Disabled	Paging immediately (POPDDY =)
00	Х			Begins immediately (BORRDY = x)

Note 1: In this specific case, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

13.4.9 WRERR BIT

The WRERR bit can be used to determine if a write error occurred.

WRERR will be set if one of the following conditions occurs:

- If WR is set while the NVMADRH:NMVADRL points to a write-protected address
- A Reset occurs while a self-write operation was in progress
- An unlock sequence was interrupted

The WRERR bit is normally set by hardware, but can be set by the user for test purposes. Once set, WRERR must be cleared in software.

Free	LWLO	Actions for PFM when WR = 1	Comments
1	x	Erase the 32-word row of NVMADRH:NVMADRL location. See Section 13.4.4 "NVMREG Erase of PFM"	 If WP is enabled, WR is cleared and WRERR is set All 32 words are erased NVMDATH:NVMDATL is ignored
0	1	Copy NVMDATH:NVMDATL to the write latch corresponding to NVMADR LSBs. See Section 13.4.4 "NVMREG Erase of PFM"	Write protection is ignoredNo memory access occurs
0	0	Write the write-latch data to PFM row. See Sec- tion 13.4.4 "NVMREG Erase of PFM"	 If WP is enabled, WR is cleared and WRERR is set Write latches are reset to 3FFh NVMDATH:NVMDATL is ignored

TABLE 13-4: ACTIONS FOR PFM WHEN WR = 1

14.7 Register Definitions: PORTC

REGISTER 14-18: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RC7	RC6	—	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	RC<7:6>: PORTC General Purpose I/O Pin bits ⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL
bit 5	Unimplemented: Read as '0'.
bit 4-0	RC<4:0>: PORTC General Purpose I/O Pin bits ⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

REGISTER 14-19: TRISC: PORTC TRI-STATE REGISTER

R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISC7	TRISC6	—	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	TRISC<7:6>: PORTC Tri-State Control bits
	1 = PORTC pin configured as an input (tri-stated)
	0 = PORTC pin configured as an output
bit 5	Unimplemented: Read as '0'.
bit 4-0	TRISC<4:0>: PORTC Tri-State Control bits
	1 = PORTC pin configured as an input (tri-stated)
	0 = PORTC pin configured as an output

R/W/HS-0/0	R/W/HS-0/0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	
IOCCF7	IOCCF6		IOCCF4	IOCCF3 IOCCF2		IOCCF1	IOCCF0	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unch	= Bit is unchanged x =		iown	-n/n = Value at POR and BOR/Value at all other Resets			ther Resets	
'1' = Bit is set		'0' = Bit is cleared		HS - Bit is set in hardware				
bit 7-6 IOCCF<7:6>: Interrupt-on-Change PORTC Flag bits								
 1 = An enabled change was detected on the associated pin Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling 								

	edge was detected on RCx.
	0 = No change was detected, or the user cleared the detected change
bit 5	Unimplemented: Read as '0'
bit 4-0	IOCCF<4:0>: Interrupt-on-Change PORTC Flag bits 1 = An enabled change was detected on the associated pin
	Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx.

^{0 =} No change was detected, or the user cleared the detected change

REGISTER 17-10: IOCEP: INTERRUPT-ON-CHANGE PORTE POSITIVE EDGE REGISTER

U-0	U-0	U-0	U-0	R/W/HS-0/0	U-0	U-0	U-0
—	—	—	—	IOCEP3 ⁽¹⁾	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 3 IOCEP3: Interrupt-on-Change PORTE Positive Edge Enable bit

1 = Interrupt-on-Change enabled on the pin for a positive-going edge. IOCEFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin

bit 2-0 Unimplemented: Read as '0'

Note 1: If MCLRE = 1 or LVP = 1, RC port functionality is disabled and IOC is not available on RE3.

25.0 TIMER0 MODULE

The Timer0 module is an 8/16-bit timer/counter with the following features:

- 16-bit timer/counter
- 8-bit timer/counter with programmable period
- Synchronous or asynchronous operation
- Selectable clock sources
- Programmable prescaler (independent of Watchdog Timer)
- Programmable postscaler
- Operation during Sleep mode
- Interrupt on match or overflow
- Output on I/O pin (via PPS) or to other peripherals

25.1 Timer0 Operation

Timer0 can operate as either an 8-bit timer/counter or a 16-bit timer/counter. The mode is selected with the T016BIT bit of the T0CON register.

25.1.1 16-BIT MODE

In normal operation, TMR0 increments on the rising edge of the clock source. A 15-bit prescaler on the clock input gives several prescale options (see prescaler control bits, T0CKPS<3:0> in the T0CON1 register).

25.1.1.1 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0, which is neither directly readable nor writable (see Figure 25-1). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte was valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

25.1.2 8-BIT MODE

In normal operation, TMR0 increments on the rising edge of the clock source. A 15-bit prescaler on the clock input gives several prescale options (see prescaler control bits, T0CKPS<3:0> in the T0CON1 register).

The value of TMR0L is compared to that of the Period buffer, a copy of TMR0H, on each clock cycle. When the two values match, the following events happen:

- TMR0_out goes high for one prescaled clock period
- TMR0L is reset
- The contents of TMR0H are copied to the period buffer

In 8-bit mode, the TMR0L and TMR0H registers are both directly readable and writable. The TMR0L register is cleared on any device Reset, while the TMR0H register initializes at FFh.

Both the prescaler and postscaler counters are cleared on the following events:

- A write to the TMR0L register
- A write to either the T0CON0 or T0CON1 registers
- <u>Any device Reset Power-on Reset (POR),</u> <u>MCLR Reset, Watchdog Timer Reset (WDTR) or</u>
- Brown-out Reset (BOR)

25.1.3 COUNTER MODE

In Counter mode, the prescaler is normally disabled by setting the T0CKPS bits of the T0CON1 register to '0000'. Each rising edge of the clock input (or the output of the prescaler if the prescaler is used) increments the counter by '1'.

25.1.4 TIMER MODE


In Timer mode, the Timer0 module will increment every instruction cycle as long as there is a valid clock signal and the T0CKPS bits of the T0CON1 register (Register 25-2) are set to '0000'. When a prescaler is added, the timer will increment at the rate based on the prescaler value.

25.1.5 ASYNCHRONOUS MODE

When the T0ASYNC bit of the T0CON1 register is set (T0ASYNC = '1'), the counter increments with each rising edge of the input source (or output of the prescaler, if used). Asynchronous mode allows the counter to continue operation during Sleep mode provided that the clock also continues to operate during Sleep.

25.1.6 SYNCHRONOUS MODE

When the T0ASYNC bit of the T0CON1 register is clear (T0ASYNC = 0), the counter clock is synchronized to the system oscillator (Fosc/4). When operating in Synchronous mode, the counter clock frequency cannot exceed Fosc/4.



33.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 33-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 33-40 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 33-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

EQUATION 33-1:

 $FCLOCK = \frac{FOSC}{(SSP1ADD + 1)(4)}$

FIGURE 33-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 33-2: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note: Refer to the I/O port electrical specifications in Table 39-4 to ensure the system is designed to support I/O requirements.

R/W-0/0	R/HS/HC-0	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0			
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7							bit (
Legend:										
	et by hardware									
R = Readable		W = Writable		•	mented bit, read					
u = Bit is unc	•	x = Bit is unk			at POR and BO		other Resets			
'1' = Bit is set		'0' = Bit is cle	ared	HC = Cleared	d by hardware	S = User set				
bit 7	GCEN: Gene	eral Call Enable	e bit (in I ² C Sla	ve mode only)						
	1 = Enable in		general call a	• •	or 00h) is receiv	ed in the SSP	(SR			
bit 6		.cknowledge St		mode only)						
		1 = Acknowledge was not received 0 = Acknowledge was received								
bit 5		-		do only)						
DIL D		ACKDT: Acknowledge Data bit (in I ² C mode only) In Receive mode:								
	<u>In Receive mode:</u> Value transmitted when the user initiates an Acknowledge sequence at the end of a receive									
		1 = Not Acknowledge								
		0 = Acknowledge								
bit 4			uence Enable	bit (in I ² C Mas	ter mode only)					
	In Master Receive mode: 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit.									
		Acknowledge ically cleared b		SDA and S	CL pins, and	transmit ACF	(DI data bi			
		edge sequence								
bit 3				mode onlv)						
	RCEN: Receive Enable bit (in I ² C Master mode only) 1 = Enables Receive mode for I ² C									
	0 = Receive i	idle								
bit 2	PEN: Stop Co	ondition Enable	e bit (in I ² C Ma	ster mode onl	y)					
	1 = Initiate St 0 = Stop cond	•	n SDA and SC	L pins. Autom	atically cleared	by hardware.				
bit 1	RSEN: Repe	ated Start Con	dition Enable b	oit (in I ² C Mast	er mode only)					
	1 = Initiate R		condition on S		ins. Automatica	ally cleared by h	nardware.			
bit 0	SEN: Start C	ondition Enable	e/Stretch Enab	le bit						
	In Master mo	In Master mode:								
	1 = Initiate St 0 = Start cone		n SDA and SC	L pins. Autom	atically cleared	by hardware.				
	In Slave mod									
		etching is enab etching is disat		ave transmit aı	nd slave receive	e (stretch enabl	ed)			
Note 1. Fo	or hits ACKEN B			ne l ² C module	is not in the Idle	estate these hi	ite may not h			

REGISTER 33-3: SSPxCON2: SSPx CONTROL REGISTER 2 (I²C MODE ONLY)⁽¹⁾

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle state, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).





FIGURE 35-7: CONNECTIONS FOR LCD VOLTAGE SUPPLIED EXTERNALLY OR FROM VDD ALONG WITH INTERNAL RESISTOR LADDER AND EXTERNAL CAPACITORS, STATIC, 1/2 AND 1/3 BIAS MODES (LCDVSRC<3:0> = 0100, 0101)



5: LCDVSRC<**3**:**0**> = 0100.

35.7.5 35.6.5 INTERNAL RESISTOR

When driving a small LCD load such as an LCD with a small pixel count and small pixels the user can use the internal resistor ladder to generate the LCD bias levels. The top of the internal ladder can be supplied by the FVR, VDD a externally. See REGISTER 35-6: LCD-VCON2: LCD VOLTAGE CONTROL 2 BITS for additional details.

© 2017 Microchip Technology Inc.




FIGURE 39-13: CAPTURE/COMPARE/PWM TIMINGS (CCP)




TABLE 39-20: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)


	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No.	Sym.	Character	istic	Min.	Тур†	Max.	Units	Conditions	
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	—	$\langle - \rangle$	ns	\rangle	
			With Prescaler	20	\sim	A	ns		
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	/-/	1	ns		
			With Prescaler	20	\mathcal{I}		ns		
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N		\triangleright	ns	N = prescale value	


* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	Ν		28		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E		10.30 BSC		
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-300-PT Rev A Sheet 1 of 2