

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	43
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 39x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f19186t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
RA5/SS ⁽¹⁾ /IOCA5/VBAT	RA5	TTL/ST	CMOS/OD	General purpose I/O.
	SS ⁽¹⁾	—	_	MSSP SPI slave select input.
	IOCA5	TTL/ST	_	Interrupt-on-change input.
	VBAT	AN	_	RTCC Back-up Battery.
RA6/ANA6/IOCA6/SEG6/CLKOUT	RA6	TTL/ST	CMOS/OD	General purpose I/O.
	ANA6	AN	_	ADC Channel input.
	IOCA6	_	_	Interrupt-on-change input.
	SEG6	_	AN	LCD Analog output.
	CLKOUT	TTL/ST	_	Fosc/4 digital output.
RA7/ANA7/SEG7/CLKIN	RA7	TTL/ST	CMOS/OD	General purpose I/O.
	ANA7	AN	—	ADC Channel input.
	SEG7	—	AN	LCD Analog output.
	CLKIN	ST	_	External Clock driver input.
RB0/CWG1IN ⁽¹⁾ /C2IN1+/IOCB0/ANB0/SEG8/ZCD	RB0	TTL/ST	CMOS/OD	General purpose I/O.
	CWG1IN ⁽¹⁾	TTL/ST	_	Complementary Waveform Generator input
	C2IN1+	AN	_	Comparator positive input.
	IOCB0	TTL/ST	_	Interrupt-on-change input.
	ANB0	AN	—	ADC Channel input.
	SEG8	-	AN	LCD Analog output.
	ZCD	AN	_	Zero-cross detect input pin (with constant current sink/source).
RB1/C1IN3-/C2IN3-/IOCB1/SCL ^(3,4) /SCK ⁽¹⁾ /ANB1/HIB1/	RB1	TTL/ST	CMOS/OD	General purpose I/O.
SEG9	C1IN3-	AN	_	Comparator negative input.
	C2IN3-	AN	_	Comparator negative input.
	IOCB1	TTL/ST	_	Interrupt-on-change input.
	SCL ^(3,4)	I ² C	OD	MSSP I ² Cclock input/output.
	SCK ⁽¹⁾	TTL/ST	_	MSSP SPI clock input/output.
	ANB1	AN	_	ADC Channel input.
	HIB1	TTL/ST	_	High current output.
	SEG9	_	AN	LCD Analog output.
RB2/IOCB2/SDA ^(3,4) /SDI ⁽¹⁾ /ANB2/SEG10/COM7/	RB2	TTL/ST	CMOS/OD	General purpose I/O.
SEGCFLY1	IOCB2	TTL/ST	_	Interrupt-on-change input.
	SDA ^(3,4)	I ² C	OD	MSSP I ² C data input/output.
	SDI ⁽¹⁾	TTL/ST	_	MSSP SPI serial data in.
	ANB2	AN	_	ADC Channel input.
	SEG10	_	AN	LCD Analog output.
	COM7	_	AN	LCD Driver Common Outputs.
	SEGCFLY1	AN	_	LCD Drive Charge Pump Capacitor Inputs
Legend: AN = Appleg input or outputCMOS =	CMOS composi	ible incut or out		

TABLE 1-2: PIC16(L)F19155/56 PINOUT DESCRIPTION (CONTINUED)

≠gend TTL = TTL compatible input HV = High Voltage

ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note 1: Refer to Table 14-2 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS 3: output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assign-4: ments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

Name	Function	Input Types	Output Types	Description
RA0/C1IN0-/C2IN0-/ANA0/CLCIN0 ⁽¹⁾ /IOCA0/SEG0	RA0	TTL/ST	CMOS/OD	General purpose I/O.
	C1IN0-	AN	_	Comparator negative input.
	C2IN0-	AN	_	Comparator negative input.
	ANA0	AN	_	ADC Channel input.
	CLCIN0 ⁽¹⁾	_	-	Configurable Logic Cell source input.
	IOCA0	TTL/ST	_	Interrupt-on-change input.
	SEG0	-	AN	LCD Analog output.
RA1/C1IN1-/C2IN1-/ANA1/CLCIN1 ⁽¹⁾ /SEG1	RA1	TTL/ST	CMOS/OD	General purpose I/O.
	C1IN1-	AN	_	Comparator negative input.
	C2IN1-	AN	_	Comparator negative input.
	ANA1	AN	_	ADC Channel input.
	CLCIN1 ⁽¹⁾	_	_	Configurable Logic Cell source input.
	IOCA1	TTL/ST	_	Interrupt-on-change input.
	SEG1	—	AN	LCD Analog output.
RA2/C1IN0+/C2IN0+/ANA2/DAC1OUT1/IOCA2/SEG2	RA2	TTL/ST	CMOS/OD	General purpose I/O.
	C1IN0+	AN	_	Comparator positive input.
	C2IN0+	AN	_	Comparator positive input.
	ANA2	AN	_	ADC Channel input.
	DAC1OUT1	—	AN	Digital-to-Analog Converter output.
	IOCA2	TTL/ST	_	Interrupt-on-change input.
	SEG2	_	AN	LCD Analog output.
RA3/C1IN1+/ANA3/SEG3/IOCA3/VREF+ (ADC)/VREF+	RA3	TTL/ST	CMOS/OD	General purpose I/O.
(DAC1)	C1IN1+	AN	_	Comparator positive input.
	ANA3	AN	_	ADC Channel input.
	SEG3	_	AN	LCD Analog output.
	IOCA3	TTL/ST	_	Interrupt-on-change input.
	VREF+ (ADC)	AN	—	ADC positive reference.
	VREF+ (DAC1)	AN		DAC positive reference.
RA4/ANA4/T0CKI ⁽¹⁾ /IOCA4/SEG4/COM3	RA4	TTL/ST	CMOS/OD	General purpose I/O.
	ANA4	AN	_	ADC Channel input.
	T0CKI ⁽¹⁾	_	-	Timer0 clock input.
	IOCA4	TTL/ST	_	Interrupt-on-change input.
	SEG4	—	AN	LCD Analog output.
	COM3	_	AN	LCD Driver Common Outputs.
RA5/SS ⁽¹⁾ /IOCA5/VBAT	RA5	TTL/ST	CMOS/OD	General purpose I/O.
	SS ⁽¹⁾	TTL/ST	_	MSSP SPI slave select input.
	IOCA5	TTL/ST	_	Interrupt-on-change input.
	VBAT	AN	_	RTCC Back-up Battery.
Legend: AN = Analog input or output CMOS	= CMOS compati	ble input or out	out OD = Op	en-Drain

TABLE 1-4: PIC16(L)F19185/86 PINOUT DESCRIPTION

AN = Analog input or output CMOS = CMOS compatible input or output Legend: TTL = TTL compatible input HV = High Voltage

ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note 1: Refer to Table 14-2 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assign-4: ments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

		Input	Output	
Name	Function	Types	Types	Description
RB3/C1IN2-/C2IN2-/IOCB3/ANB3/SEG11/SEGCFLY2	RB3	TTL/ST	CMOS/OD	General purpose I/O.
	C1IN2-	AN	_	Comparator negative input.
	C2IN2-	AN	_	Comparator negative input.
	IOCB3	TTL/ST	_	Interrupt-on-change input.
	ANB3	AN	_	ADC Channel input.
	SEG11	_	AN	LCD Analog output.
	SEGCFLY2	AN	_	LCD Drive Charge Pump Capacitor Inputs
RB4/ADCACT ⁽¹⁾ /IOCB4/ANB4/COM0	RB4	TTL/ST	CMOS/OD	General purpose I/O.
	ADCACT ⁽¹⁾	TTL/ST	_	ADC Auto-Conversion Trigger input
	IOCB4	TTL/ST	_	Interrupt-on-change input.
	ANB4	AN	_	ADC Channel input.
	COM0	_	AN	LCD Driver Common Outputs.
RB5/T1G ⁽¹⁾ /IOCB5/ANB5/SEG13/COM1	RB5	TTL/ST	CMOS/OD	General purpose I/O.
	T1G ⁽¹⁾	—	_	Timer1 Gate input.
	IOCB5	TTL/ST	_	Interrupt-on-change input.
	ANB5	AN	_	ADC Channel input.
	SEG13	—	AN	LCD Analog output.
	COM1	_	AN	LCD Driver Common Outputs.
RB6/CK2 ⁽³⁾ /TX2 ⁽¹⁾ /CLCIN2 ⁽¹⁾ /IOCB6/ANB6/SEG14/	RB6	TTL/ST	CMOS/OD	General purpose I/O.
ICSPCLK	CK2 ⁽³⁾	—	_	EUSART synchronous clock out
	TX2 ⁽¹⁾	—	_	EUSART asynchronous TX data out
	CLCIN2 ⁽¹⁾	_	_	Configurable Logic Cell source input.
	IOCB6	TTL/ST	_	Interrupt-on-change input.
	ANB6	AN	_	ADC Channel input.
	SEG14	_	AN	LCD Analog output.
	ICSPCLK	ST	—	In-Circuit Serial Programming™ and debugging clock input.
RB7/DK2 ⁽³⁾ /RX2 ⁽¹⁾ /CLCIN3 ⁽¹⁾ /IOCB7/ANB7/SEG15/	RB7	TTL/ST	CMOS/OD	General purpose I/O.
DAC1OUT2/ICSPDAT	DK2 ⁽³⁾	_	_	EUSART synchronous data output
	RX2 ⁽¹⁾	_	_	EUSART receive input.
	CLCIN3 ⁽¹⁾	_	_	Configurable Logic Cell source input.
	IOCB7	TTL/ST	_	Interrupt-on-change input.
	ANB7	_	AN	ADC Channel input.
	SEG15		AN	LCD Analog output.
	DAC1OUT2	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	TTL/ST	TTL/ST	In-Circuit Serial Programming [™] and debugging data input/output.
Legend: AN = Analog input or output CMOS TTL = TTL compatible input' ST = So	= CMOS compat chmitt Trigger inp	ible input or out ut with CMOS le	out OD = Op evels I ² C = Sch	en-Drain Imitt Trigger input with I ² C

TABLE 1-4. PIC16(I) E19185/86 PINOUT DESCRIPTION (CONTINUED)

XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note 1: Refer to Table 14-2 for details on which PORT pins may be used for this signal.

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as 2: described in Table 14-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds. 4:

HV = High Voltage

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 60 (C	Continued)	d)									
1E37h	CLC4GLS3	LC4G4D4T	LC4G4D4N	LC4G4D3T	LC4G4D3N	LC4G4D2T	LC4G4D2N	LC4G4D1T	LC4G4D1N	xxxx xxxx	uuuu uuuu
1E38h	RF0PPS			_	RF0PPS4	RF0PPS3	RF0PPS2	RF0PPS1	RF0PPS0	x xxxx	uu uuuu
1E39h	RF1PPS	—	_	_	RF1PPS4	RF1PPS3	RF1PPS2	RF1PPS1	RF1PPS0	xx xxxx	uu uuuu
1E3Ah	RF2PPS			_	RF2PPS4	RF2PPS3	RF2PPS2	RF2PPS1	RF2PPS0	xx xxxx	uu uuuu
1E3Bh	RF3PPS	—	_	_	RF3PPS4	RF3PPS3	RF3PPS2	RF3PPS1	RF3PPS0	xx xxxx	uu uuuu
1E3Ch	RF4PPS			_	RF4PPS4	RF4PPS3	RF4PPS2	RF4PPS1	RF4PPS0	xx xxxx	uu uuuu
1E3Dh	RF5PPS	_	_	_	RF5PPS4	RF5PPS3	RF5PPS2	RF5PPS1	RF5PPS0	xx xxxx	uu uuuu
1E3Eh	RF6PPS	_	_	_	RF6PPS4	RF6PPS3	RF6PPS2	RF6PPS1	RF6PPS0	xx xxxx	uu uuuu
1E3Fh	RF7PPS			_	RF7PPS4	RF7PPS3	RF7PPS2	RF7PPS1	RF7PPS0	xx xxxx	uu uuuu
1E40h	_				Unimpler	nented					
1E41h					Unimpler	nented					
1E42h	_				Unimpler	nented					
1E43h	_				Unimpler	nented					
1E44h	_				Unimpler	nented					
1E45h					Unimpler	nented					
1E46h	_				Unimpler	nented					
1E47h	_				Unimpler	nented					
1E48h	_				Unimpler	nented					
1E49h	_				Unimpler	nented					
1E4Ah					Unimpler	nented					
1E4Bh	_		Unimplemented								
1E4Ch			Unimplemented								
1E4Dh			Unimplemented								
1E4Eh					Unimpler	nented					
1E4Fh	_				Unimpler	nented					

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

						. ,				, Value on:	Value on:
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR
Bank 62	ank 62										
				CFU	CORE REGISTERS	, see Table 4-3 10	specifics				
1F0Ch	—				Unimpler	nented					
1F0Dh	—				Unimpler	nented					
1F0Eh	_				Unimpler	nented					
1F0Fh	—				Unimpler	nented	-				
1F10h	RA0PPS	_			RA0PPS4	RA0PPS3	RA0PPS2	RA0PPS1	RA0PPS0	0000 0000	uu uuuu
1F11h	RA1PPS	—	_	—	RA1PPS4	RA1PPS3	RA1PPS2	RA1PPS1	RA1PPS0	0000 0000	uu uuuu
1F12h	RA2PPS	—	_	—	RA2PPS4	RA2PPS3	RA2PPS2	RA2PPS1	RA2PPS0	0000 0000	uu uuuu
1F13h	RA3PPS	—	—	—	RA3PPS4	RA3PPS3	RA3PPS2	RA3PPS1	RA3PPS0	0000 0000	uu uuuu
1F14h	RA4PPS	—	—	—	RA4PPS4	RA4PPS3	RA4PPS2	RA4PPS1	RA4PPS0	0000 0000	uu uuuu
1F15h	RA5PPS	—	_	—	RA5PPS4	RA5PPS3	RA5PPS2	RA5PPS1	RA5PPS0	0000 0000	uu uuuu
1F16h	RA6PPS	—	—	—	RA6PPS4	RA6PPS3	RA6PPS2	RA6PPS1	RA6PPS0	0000 0000	uu uuuu
1F17h	RA7PPS	—	—	—	RA7PPS4	RA7PPS3	RA7PPS2	RA7PPS1	RA7PPS0	0000 0000	uu uuuu
1F18h	RB0PPS	—	—	—	RB0PPS4	RB0PPS3	RB0PPS2	RB0PPS1	RB0PPS0	0000 0000	uu uuuu
1F19h	RB1PPS	—	—	—	RB1PPS4	RB1PPS3	RB1PPS2	RB1PPS1	RB1PPS0	0000 0000	uu uuuu
1F1Ah	RB2PPS	—	—	—	RB2PPS4	RB2PPS3	RB2PPS2	RB2PPS1	RB2PPS0	0000 0000	uu uuuu
1F1Bh	RB3PPS	—	—	—	RB3PPS4	RB3PPS3	RB3PPS2	RB3PPS1	RB3PPS0	0000 0000	uu uuuu
1F1Ch	RB4PPS	—	_	_	RB4PPS4	RB4PPS3	RB4PPS2	RB4PPS1	RB4PPS0	0000 0000	uu uuuu
1F1Dh	RB5PPS				RB5PPS4	RB5PPS3	RB5PPS2	RB5PPS1	RB5PPS0	0000 0000	uu uuuu
1F1Eh	RB6PPS	—	_	_	RB6PPS4	RB6PPS3	RB6PPS2	RB6PPS1	RB6PPS0	0000 0000	uu uuuu
1F1Fh	RB7PPS	_	_	_	RB7PPS4	RB7PPS3	RB7PPS2	RB7PPS1	RB7PPS0	0000 0000	uu uuuu

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue on:</u> MCLR
Bank 63 (C	k 63 (Continued)										
1FB8h	_				Unimpler	mented					
1FB9h	_				Unimpler	nented					
1FBAh	_				Unimpler	nented					
1FBBh	_				Unimpler	nented					
1FBCh	_				Unimpler	nented					
1FBDh	_				Unimpler	nented					
1FBEh	_				Unimpler	nented					
1FBFh	_				Unimpler	nented					
1FC0h	_				Unimpler	nented					
1FC1h	_				Unimpler	nented					
1FC2h	—				Unimpler	nented					
1FC3h	—				Unimpler	nented					
1FC4h	—				Unimpler	nented					
1FC5h	—				Unimpler	nented					
1FC6h	—				Unimpler	nented					
1FC7h	—				Unimpler	nented					
1FC8h	—				Unimpler	nented					
1FC9h	—				Unimpler	nented					
1FCAh					Unimpler	nented					
1FCBh					Unimpler	nented					
1FCCh			Unimplemented								
1FCDh			Unimplemented								
1FCEh			Unimplemented								
1FCFh	_				Unimpler	nented					

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.



6.0 DEVICE INFORMATION AREA

The Device Information Area (DIA) is a dedicated region in the program memory space, it is a new feature in the PIC16(L)F19155/56/75/76/85/86 family of devices. The DIA contains the calibration data for the internal temperature indicator module, stores the Microchip Unique Identifier words and the Fixed Voltage Reference voltage readings measured in mV.

The complete DIA table is shown in Table 6-1, followed by a description of each region and its functionality. The data is mapped from 8100h to 811Fh in the PIC16(L)F19155/56/75/76/85/86 family. These locations are read-only and cannot be erased or modified. The data is programmed into the device during manufacturing.

TABLE 6-1: DEVICE INFORMATION AREA

Address Range	Name of Region	Standard Device Information					
	MUI0						
	MUI1						
	MUI2						
	MUI3						
8100h-8108h	MUI4	Microchip Unique Identifier (9 Words)					
	MUI5						
	MUI6						
	MUI7						
	MUI8						
8109h	MUI9	1 Word Reserved					
	EUI0						
	EUI1						
	EUI2						
810Ah-8111h	EUI3	Unaccimped (0 Words)					
	EUI4						
	EUI5						
	EUI6	1					
	EUI7						
8112h	TSLR1	Unassigned (1 word)					
8113h	TSLR2	Temperature indicator ADC reading at 90°C (low-range setting)					
8114h	TSLR3	Unassigned(1 word)					
8115h	TSHR1	Unassigned (1 word)					
8116h	TSHR2	Temperature indicator ADC reading at 90°C (high-range setting)					
8117h	TSHR3	Unassigned (1 Word)					
8118h	FVRA1X	ADC FVR1 Output voltage for 1x setting (in mV)					
8119h	FVRA2X	ADC FVR1 Output Voltage for 2x setting (in mV)					
811Ah	FVRA4X ⁽¹⁾	ADC FVR1 Output Voltage for 4x setting (in mV)					
811Bh	FVRC1X	Comparator FVR2 output voltage for 1x setting (in mV)					
811Ch	FVRC2X	Comparator FVR2 output voltage for 2x setting (in mV)					
811Dh	FVRC4X ⁽¹⁾	Comparator FVR2 output voltage for 4x setting (in mV)					
811Eh-811Fh		Unassigned (1 Word)					

Note 1: Value not present on LF devices.

9.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use an internal oscillator block as the system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the NOSC<2:0> bits in the OSCCON1 register to switch the system clock source to the internal oscillator during run-time. See Section 9.3 "Clock Switching" for more information.

In **INTOSC** mode, CLKIN is available for general purpose I/O. CLKOUT is available for general purpose I/O or CLKOUT.

The function of the CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that can produce two internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates up to 32 MHz. The frequency of HFINTOSC can be selected through the OSCFRQ Frequency Selection register, and fine-tuning can be done via the OSCTUNE register.
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is factory-calibrated and operates at 31 kHz.

9.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a precision digitally-controlled internal clock source that produces a stable clock up to 32 MHz. The HFINTOSC can be enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits in Configuration Word 1 to '110' (1 MHz) or '000' (32 MHz) to set the oscillator upon device Power-up or Reset.
- Write to the NOSC<2:0> bits of the OSCCON1 register during run-time.

The HFINTOSC frequency can be selected by setting the HFFRQ<2:0> bits of the OSCFRQ register.

The MFINTOSC is an internal clock source within the HFINTOSC that provides two (500 kHz, 32 kHz) constant clock outputs. These constant clock outputs are available for selection to various peripherals, internally.

The NDIV<3:0> bits of the OSCCON1 register allow for division of the HFINTOSC output from a range between 1:1 and 1:512.

9.2.2.2 Internal Oscillator Frequency Adjustment

The internal oscillator is factory-calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 9-7).

The default value of the OSCTUNE register is 00h. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WWDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

9.2.2.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a factory calibrated 31 kHz internal clock source.

The LFINTOSC is the frequency for the Power-up Timer (PWRT), Watchdog Timer (WWDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits of Configuration Word 1 to enable LFINTOSC.
- Write to the NOSC<2:0> bits of the OSCCON1 register.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Windowed Watchdog Timer (WWDT)
- Timer1
- Timer0
- Timer2
- Fail-Safe Clock Monitor (FSCM)
- CLC

9.2.2.4 Oscillator Status and Manual Enable

The 'ready' status of each oscillator is displayed in the OSCSTAT register (Register 9-4). The oscillators can also be manually enabled through the OSCEN register (Register 9-5). Manual enabling makes it possible to verify the operation of the EXTOSC or SOSC crystal oscillators. This can be achieved by enabling the selected oscillator, then watching the corresponding 'ready' state of the oscillator in the OSCSTAT register.

14.4.7 ANALOG CONTROL

The ANSELB register (Register 14-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with its TRIS bit clear and its ANSEL bit set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELB bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

14.4.8 WEAK PULL-UP CONTROL

The WPUB register (Register 14-5) controls the individual weak pull-ups for each PORT pin.

14.4.9 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions.

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic or by enabling an analog output, such as the DAC. See **Section 15.0 "Peripheral Pin Select (PPS) Module"** for more information.

Analog input functions, such as ADC and comparator inputs are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

R-0/0	R-0/0	R/HS/HC-0/0	U-0	R-0/0	R-0/0	R-0/0	
UTHR	LTHR	MATH	-		STAT<2:0>		
						bit 0	
bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'		
anged	x = Bit is unkr	nown	-n/n = Value a	at POR and B	OR/Value at all o	ther Resets	
	'0' = Bit is cle	ared	HS/HC = Bit	is set/cleared l	by hardware		
bit 7 OV : ADC Accumulator Overflow bit 1 = ADC accumulator or ERR calculation have overflowed 0 = ADC accumulator and ERR calculation have not overflowed							
UTHR : ADC M 1 = ERR >UT 0 = ERR≤UTH	Module Greate Ή ⊣	r-than Upper Th	nreshold Flag I	oit			
LTHR : ADC M 1 = ERR <lth 0 = ERR≥LTH</lth 	/lodule Less-th I I	an Lower Thres	shold Flag bit				
MATH: ADC I 1 = Registers 0 = Associate	Module Compu ACC, FLTR, U	utation Status bi JTH, LTH and th s have not chan	t ne AOV bit are ged since this	updating or habit was last cle	ave already upda eared	ated	
Unimplemen	ted: Read as '	0'					
bit 2-0 STAT<2:0>: ADC Module Cycle Multistage Status bits ⁽¹⁾ 111 = ADC module is in 2 nd conversion stage 110 = ADC module is in 2 nd acquisition stage 101 = ADC module is in 2 nd precharge stage 100 = Not used 011 = ADC module is in 1 st conversion stage 010 = ADC module is in 1 st acquisition stage 010 = ADC module is in 1 st precharge stage 001 = ADC module is in 1 st precharge stage 000 = ADC module is not converting							
	R-0/0 UTHR bit anged OV: ADC Acco 1 = ADC acco 0 = ADC acco UTHR: ADC I 1 = ERR >UT 0 = ERR <uti 0 = ERR<uti LTHR: ADC I 1 = ERR<lth 0 = ERR>LTH MATH: ADC I 1 = Registers 0 = Associate Unimplemen STAT<2:0>: / 111 = ADC m 100 = Not uss 011 = ADC m 001 = ADC m 001 = ADC m 000 = ADC m</lth </uti </uti 	R-0/0R-0/0UTHRLTHRbitW = Writableangedx = Bit is unkn '0' = Bit is cleOV: ADC Accumulator Over 1 = ADC accumulator or ER 0 = ADC accumulator and EUTHR: ADC Module Greate 1 = ERR > UTH 0 = ERR <uth< td="">LTHR: ADC Module Less-th 1 = ERR<lth </lth 0 = ERR>LTHMATH: ADC Module Comput 1 = Registers ACC, FLTR, U 0 = Associated registers/bits Unimplemented: Read as a state of STAT<2:0>: ADC Module C 111 = ADC module is in 2nd 100 = Not used 011 = ADC module is in 1st 010 = ADC module is in 1st</uth<>	R-0/0R-0/0R/HS/HC-0/0UTHRLTHRMATHbitW = Writable bitangedx = Bit is unknown '0' = Bit is clearedOV: ADC Accumulator Overflow bit1 = ADC accumulator or ERR calculation had 0 = ADC accumulator and ERR calculationUTHR: ADC Module Greater-than Upper Th 1 = ERR > UTH 0 = ERR≤UTHLTHR: ADC Module Less-than Lower Threes 1 = ERR <lth< td="">0 = RR≤LTHMATH: ADC Module Computation Status bi 1 = Registers ACC, FLTR, UTH, LTH and th 0 = Associated registers/bits have not chand Unimplemented: Read as '0'STAT<2:0>: ADC Module is in 2nd conversion status 10 = ADC module is in 2nd acquisition status 101 = ADC module is in 1st conversion status 101 = ADC module is in 1st acquisition status 011 = ADC module is in 1st acquisition status 010 = ADC module is in 1st precharge stague 011 = ADC module is in 1st precharge stague 011 = ADC module is in 1st precharge stague 011 = ADC module is in 1st precharge stague 010 = ADC module is in 1st precharge stague 011 = ADC module is in 1st precharge stague 010 = ADC modul</lth<>	R-0/0R-0/0R/HS/HC-0/0U-0UTHRLTHRMATH-bitW = Writable bitU = Unimplerangedx = Bit is unknown-n/n = Value a '0' = Bit is cleared'0' = Bit is clearedHS/HC = BitOV: ADC Accumulator Overflow bit1 = ADC accumulator or ERR calculation have overflowed0 = ADC accumulator and ERR calculation have not overUTHR: ADC Module Greater-than Upper Threshold Flag I 1 = ERR >UTH0 = ERR <uth< td="">0 = ERR<uth< td="">0 = ERRMATH: ADC Module Less-than Lower Threshold Flag bit 1 = Registers ACC, FLTR, UTH, LTH and the AOV bit are 0 = Associated registers/bits have not changed since thisUnimplemented: Read as '0'STAT<2:0>: ADC Module Cycle Multistage Status bits(1)111 = ADC module is in 2nd conversion stage 100 = Not used011 = ADC module is in 1st conversion stage 001 = ADC module is in 1st precharge stage 000 = ADC module is not converting</uth<></uth<>	R-0/0R-0/0R/HS/HC-0/0U-0R-0/0UTHRLTHRMATH-bitW = Writable bitU = Unimplemented bit, realangedx = Bit is unknown-n/n = Value at POR and BC'0' = Bit is clearedHS/HC = Bit is set/cleared IOV: ADC Accumulator Overflow bit1 = ADC accumulator or ERR calculation have overflowed0 = ADC accumulator and ERR calculation have not overflowedUTHR: ADC Module Greater-than Upper Threshold Flag bit1 = ERR >UTH0 = ERR <uth< td="">LTHR: ADC Module Less-than Lower Threshold Flag bit1 = ERR<ith< td="">0 = ERR<ith< td="">MATH: ADC Module Computation Status bit1 = Registers ACC, FLTR, UTH, LTH and the AOV bit are updating or had the astronometric registers/bits have not changed since this bit was last clearedUnimplemented: Read as '0'STAT<2:0>: ADC Module Cycle Multistage Status bits(1)111 = ADC module is in 2nd acquisition stage100 = Not used011 = ADC module is in 1st conversion stage101 = ADC module is in 1st acquisition stage101 = ADC module is in 1st precharge stage100 = ADC module is in 1st precharge stage101 = ADC module is in 1st precharge stage101 = ADC module is in 1st precharge stage102 = ADC module is in 1st precharge stage103 = ADC module is in 1st precharge stage104 = ADC module is in 1st precharge stage105 = ADC module is not converting</ith<></ith<></uth<>	R-0/0 R-0/0 R/HS/HC-0/0 U-0 R-0/0 R-0/0 UTHR LTHR MATH – STAT<2:0> bit W = Writable bit U = Unimplemented bit, read as '0' anged x = Bit is unknown -n/n = Value at POR and BOR/Value at all o '0' = Bit is cleared OV: ADC Accumulator Overflow bit 1 = ADC accumulator or ERR calculation have overflowed 0 = ADC accumulator or ERR calculation have not overflowed UTHR: ADC Module Greater-than Upper Threshold Flag bit 1 = ERR >UTH 0 = ERR <uth< td=""> LTHR: ADC Module Less-than Lower Threshold Flag bit 1 = ERR 1 = ERR 1 = RR >UTH 0 = ERR2LTH UTHR: ADC Module Computation Status bit 1 = Registers ACC, FLTR, UTH, LTH and the AOV bit are updating or have already update 0 = Associated registers/bits have not changed since this bit was last cleared Unimplemented: Read as '0' STAT<2:0>: ADC Module Sin 2nd conversion stage 10 = ADC module is in 2nd conversion stage 10 = ADC module is in 2nd conversion stage 10 = ADC module is in 1st conversion stage 10 = ADC module is in 1st conversion stage 10 = ADC module is in 1st conversion stage 10 = ADC module is in 1st conversion stage 10 = ADC module is in 1st conversion stage</uth<>	

REGISTER 19-5: ADSTAT: ADC STATUS REGISTER

Note 1: If CS = 1, and FOSC<FRC, these bits may be invalid.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PIE8	LCDIE	RTCCIE	_	_	_	SMT1PWAIE	SMT1PRAIE	SMT1IE	173
PIR8	LCDIF	RTCCIF	_	_	—	SMT1PWAIF	SMT1PRAIF	SMT1IF	182
PMD2	RTCCMD	DACMD	ADCMD	_	_	CMP2MD	CMP1MD	ZCDMD	271
INTCON	GIE	PEIE		_		—	-	INTEDG	164
PCON1	—	—				—	MEMV	VBATBOR	141
RTCCON	RTCEN	—	RTCWREN	RTCSYNC	HALFSEC	—	RTCCLKS	SEL<1:0>	357
RTCCAL				CAL<	7:0>				358
ALRMCON	ALRMEN	CHIME		AMASK	<3:0>			—	361
ALRMRPT				ARPT	<7:0>	361			
YEAR		YE	ARH<3:0>		YEARL<3:0>				358
MONTH	—	—		MONTHH		MONTHL<3:0>			
WEEKDAY	—	—				— WDAY<2:0>			
DAY	—	—	DAY	(H<1:0>	DAYL<3:0>				359
HOURS	—	—	HR	H<1:0>	HRL<3:0>				359
MINUTES	—		MINH<2:0>		MINL<3:0>				360
SECONDS	_		SECH<2:0>			SECL	<3:0>		360
ALRMMTH	_	_	_	ALRMHMONTH		ALRMLMO	NTH <3:0>		362
ALRMWD	_	_	_	_	_	AL	RMLWDAY<2:0)>	362
ALRMDAY	_	_	ALRM	HDAY<1:0>	ALRMLDAY<3:0>				362
ALRMHR	_	_	ALRM	HHR<1:0>	ALRMLHR<3:0>				363
ALRMMIN	_		ALRMHMIN<2	:0>	ALRMLMIN<3:0>				363
ALRMSEC	_		ALRMHSEC<2	::0>		ALRMLSI	EC<3:0>		363

TABLE 24-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE RTCC MODULE

28.1 Register Definitions: SMT Control

Long bit name prefixes for the SMT peripherals are shown in Table 28-1. Refer to **Section 1.1.2.2 "Long Bit Names"** for more information.

TABLE 28-1:

Peripheral	Bit Name Prefix
SMT1	SMT1

REGISTER 28-1: SMTxCON0: SMT CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
EN ⁽¹⁾	—	STP	WPOL	SPOL	CPOL	SMTxPS<1:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	EN: SMT Enable bit ⁽¹⁾ 1 = SMT is enabled 0 = SMT is disabled; internal states are reset, clock requests are disabled
bit 6	Unimplemented: Read as '0'
bit 5	STP: SMT Counter Halt Enable bit When SMTxTMR = SMTxPR: 1 = Counter remains SMTxPR; period match interrupt occurs when clocked 0 = Counter resets to 24'h000000; period match interrupt occurs when clocked
bit 4	WPOL: SMTxWIN Input Polarity Control bit 1 = SMTxWIN signal is active-low/falling edge enabled 0 = SMTxWIN signal is active-high/rising edge enabled
bit 3	SPOL: SMTxSIG Input Polarity Control bit 1 = SMTx_signal is active-low/falling edge enabled 0 = SMTx_signal is active-high/rising edge enabled
bit 2	CPOL: SMT Clock Input Polarity Control bit 1 = SMTxTMR increments on the falling edge of the selected clock signal 0 = SMTxTMR increments on the rising edge of the selected clock signal
bit 1-0	SMTxPS<1:0>: SMT Prescale Select bits 11 = Prescaler = 1:8 10 = Prescaler = 1:4 01 = Prescaler = 1:2 00 = Prescaler = 1:1

Note 1: Setting EN to '0' does not affect the register contents.

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0		
	—	—	—	_		CSEL<2:0>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared	q = Value depends on condition					
bit 7-3	Unimplemen	ted: Read as '	0'						
bit 2-0	CSEL<2:0>:	SMT Clock Se	lection bits						
	111 = Reserv	ved							

REGISTER 28-4: SMTxCLK: SMT CLOCK SELECTION REGISTER

110 = SOSC

101 = MFINTOSC/16 (31.25 kHz)

100 = MFINTOSC (500 kHz)

011 = LFINTOSC

010 = HFINTOSC

001 = Fosc

000 = Fosc/4

REGISTER 28-7:	SMTxTMRL: SMT TIMER REGISTER – LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			SMTxT	MR<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-0 SMTxTMR<7:0>: Significant bits of the SMT Counter – Low Byte

REGISTER 28-8: SMTxTMRH: SMT TIMER REGISTER – HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
			SMTxTN	IR<15:8>					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets					

bit 7-0 SMTxTMR<15:8>: Significant bits of the SMT Counter – High Byte

'0' = Bit is cleared

REGISTER 28-9: SMTxTMRU: SMT TIMER REGISTER – UPPER BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
SMTxTMR<23:16>										
bit 7 bit 0										

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxTMR<23:16>: Significant bits of the SMT Counter – Upper Byte

'1' = Bit is set



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
LRLAP1	LRLAP0	LRLBP1	LRLBP0	LCDIRI	LRLAT2	LRLAT1	LRLAT0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown
bit 7-6	LRLAP<1:0>	: LCD Reference	e Ladder A Ti	ime Power Con	trol bits		
	During Time I	Interval A:	s tha High Dr	wor (UD) ladde	or and the second se		
	10 = Internal	LCD reference I	adder is pow	ered in Medium	Power mode		
	01 = Internal	LCD reference I	adder is pow	ered in Low-Por	wer mode		
	00 = Internal	LCD reference I	adder is pow	ered down and	unconnected		
bit 5-4	LRLBP<1:0>	: LCD Reference	e Ladder B Ti	ime Power Con	trol bits		
	During Time I	Interval B:	addar ia naw	orod in High Do	wormodo		
	10 = Internal	LCD reference I	adder is pow	ered in High-Po ered in Medium	Power mode		
	01 = Internal	LCD reference I	adder is pow	ered in Low-Po	wer mode		
	00 = Internal	LCD reference I	adder is pow	ered down and	unconnected		
bit 3	LCDIRI: LCD	Internal Refere	nce Buffer Idl	e Enable bit			
	Allows the Int	ernal reference i	band gap buπ	er to shut down	when the LCD I	Reference Lad	der is in Power
	1 = When the	LCD Reference	Ladder is in p	ower mode 'B',	the LCD Interna	al Reference Ba	and Gap buffer
	is disable	d					
	0 = The LCD	Internal Referen	nce Buffer ign	ores the LCD F	Reference Ladd	er power mode	÷
bit 2-0	LRLAT<2:0>	: LCD Reference	e Ladder A Ti	me Interval Cor	ntrol bits		
	Sets the num	IDER OF 32 CIOCK C		ine A Time Inter	rval Power mod	e is active.	
	111 = Interna	al I CD reference	<u>= 0):</u> aladder is in A	A Power mode f	for 7 clocks and	B Power mod	e for 9 clocks
	110 = Interna	al LCD reference	ladder is in A	A Power mode f	for 6 clocks and	B Power mod	e for 10 clocks
	101 = Interna	al LCD reference	ladder is in A	A Power mode f	for 5 clocks and	B Power mod	e for 11 clocks
	100 = Interna	al LCD reference	ladder is in A	A Power mode f	for 4 clocks and	B Power mod	e for 12 clocks
	011 = Interna	al LCD reference	ladder is in A	A Power mode f	for 2 clocks and	B Power mod	e for 14 clocks
	001 = Interna	al LCD reference	ladder is in A	A Power mode f	for 1 clock and I	B Power mode	for 15 clocks
	000 = Interna	al LCD reference	ladder is alw	ays in B Power	r mode		
	For Type-B W	Vaveforms (WFT	<u> = 1):</u> Jaddania in (6	D Davisa and	
	111 = Interna	al LCD reference	ladder is in A	A Power mode f A Power mode f	for 7 clocks and for 6 clocks and	B Power mod	e for 25 clocks
	101 = Interna	al LCD reference	adder is in A	A Power mode f	for 5 clocks and	B Power mod	e for 27 clocks
	100 = Interna	al LCD reference	ladder is in A	A Power mode f	for 4 clocks and	B Power mod	e for 28 clocks
	011 = Interna	al LCD reference	ladder is in A	A Power mode f	for 3 clocks and	B Power mod	e for 29 clocks
	001 = Interna		ladder is in A	A Power mode 1	for 1 clocks and l	в Power mode В Power mode	e IOF JU CIOCKS
	000 = Interna	al LCD reference	ladder is alw	ays in B Power	mode		

REGISTER 35-7: LCDRL: LCD INTERNAL REFERENCE LADDER CONTROL REGISTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
1F5Eh	—		Unimplemented								
1F5Fh	—		Unimplemented								
1F60h	—				Unimpl	emented					
1F61h	—				Unimpl	emented					
1F62h	—				Unimpl	emented					
1F63h	—				Unimpl	emented					
1F64h	ANSELE	ANSE7	ANSE6	ANSE5	ANSE4	ANSE3	—	ANSE1	ANSE0	249	
1F65h	WPUE	WPUE7	WPUE6	WPUE5	WPUE4	WPUE3	—	WPUE1	WPUE0	250	
1F66h	ODCONE	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	—	ODCE1	ODCE0	250	
1F67h	SLRCONE	SLRE7	SLRE6	SLRE5	SLRE4	SLRE3	_	SLRE1	SLRE0	251	
1F68h	INLVLE	INLVLE7	INLVLE6	INLVLE5	INLVLE4	INLVLE3	_	INLVLE1	INLVLE0	251	
1F69h	IOCEP	—	_	—		IOCEP3	—	_	_	279	
1F6Ah	IOCEN	—	—	_		IOCEN3	—	_	_	279	
1F6Bh	IOCEF	—	_	—		IOCEF3	—	_	_	280	
1F6Ch	_				Unimpl	emented			•		
1F6Dh					Unimpl	emented					
1F6Fh	_				Unimpl	emented					
1F8Ch	_				Unimpl	emented					
1F8Dh	—				Unimpl	emented					
1F8Eh	_				Unimpl	emented					
1F8Fh	_				Unimpl	emented					
1F90h	—				Unimpl	emented					
1F91h	—				Unimpl	emented					
1F92h	_				Unimpl	emented					
1F93h	—				Unimpl	emented					
1F94h	_				Unimpl	emented					
1F95h					Unimpi	emented					
1F901					Unimpi						
1F98h					Unimpl	emented					
1F99h					Unimpl	emented					
1F9Ah					Unimpl	emented					
1F9Bh	_				Unimpl	emented					
1F9Ch	—				Unimpl	emented					
1F9Dh	—				Unimpl	emented					
1F9Eh					Unimpl	emented					
1F9Fh	_				Unimpl	emented					
1FA0h	_				Unimpl	emented					

TABLE 38-1:REGISTER FILE SUMMARY FOR PIC16(L)F19155/56/75/76/85/86 DEVICES

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.**Note 1:**Unimplemented data memory locations, read as '0'.

41.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

41.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2