



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf19155-e-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# PIC16(L)F19155/56/75/76/85/86



Name	Function	Input Types	Output Types	Description
RD7/AND7/SEG31	RD7	TTL/ST	CMOS/OD	General purpose I/O.
	AND7	AN	_	ADC Channel input.
	SEG31	AN	_	LCD Analog output.
RE0/ANE0/SEG32	RE0	TTL/ST	CMOS/OD	General purpose I/O.
	ANE0	AN	_	ADC Channel input.
	SEG32	_	AN	LCD Analog output.
RE1/ANE2/SEG33/COM6	RE1	TTL/ST	CMOS/OD	General purpose I/O.
	ANE2	AN	_	ADC Channel input.
	SEG33	—	AN	LCD analog input
	COM6	_	AN	LCD Driver Common Outputs.
RE2/ANE2/SEG34/COM7	RE2	TTL/ST	CMOS/OD	General purpose I/O.
	ANE2	AN	_	ADC Channel input.
	SEG34	—	AN	LCD analog input
	COM7	—	AN	LCD Driver Common Outputs.
RE3/IOCE3/MCLR	RE3	TTL/ST	CMOS/OD	General purpose I/O.
	IOCE3	TTL/ST	_	Interrupt-on-change input.
	MCLR	ST	_	Master clear input with internal weak pull up resistor.
RF0/ANF0/SEG40	RF0	TTL/ST	CMOS/OD	General purpose I/O.
	ANF0	AN	—	ADC Channel input.
	SEG40	_	AN	LCD Analog output.
RF1/ANF1/SEG41	RF1	TTL/ST	CMOS/OD	General purpose I/O.
	ANF1	AN	—	ADC Channel input.
	SEG41	_	AN	LCD Analog output.
RF2/ANF2/SEG42	RF2	TTL/ST	CMOS/OD	General purpose I/O.
	ANF2	AN	_	ADC Channel input.
	SEG42	—	AN	LCD Analog output.
RF3/ANF3/SEG43	RF3	TTL/ST	CMOS/OD	General purpose I/O.
	ANF3	AN	_	ADC Channel input.
	SEG43	_	AN	LCD Analog output.
RF4/ANF4/SEG44	RF4	TTL/ST	CMOS/OD	General purpose I/O.
	ANF4	AN	_	ADC Channel input.
	SEG44	_	AN	LCD Analog output.
RF5/ANF5/SEG45	RF5	TTL/ST	CMOS/OD	General purpose I/O.
	ANF5	AN	_	ADC Channel input.
	SEG45	_	AN	LCD Analog output.
RF6/ANF6/SEG46	RF6	TTL/ST	CMOS/OD	General purpose I/O.
	ANF6	AN	_	ADC Channel input.
	SEG46	_	AN	LCD Analog output.
Legend: AN = Analog input or output CMO	S = CMOS compat	ible input or out	out OD = Op	en-Drain

#### **TABLE 1-4**: PIC16(L)F19185/86 PINOUT DESCRIPTION (CONTINUED)

Legend:

 $\begin{array}{ll} \mbox{CMOS} = \mbox{CMOS} \mbox{ compatible input or output} & \mbox{OD} = \mbox{Open-Drain} \\ \mbox{ST} = \mbox{Schmitt Trigger input with CMOS levels} & \mbox{I}^2\mbox{C} = \mbox{Schmitt Trigger input with } I^2\mbox{C} \end{array}$ 

TTL = TTL compatible input HV = High Voltage XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note 1: Refer to Table 14-2 for details on which PORT pins may be used for this signal.

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as 2: described in Table 14-3.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assign-4: ments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

# 8.4 Register Definitions: Brown-out Reset Control

#### REGISTER 8-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN <sup>(1)</sup>	—	—	—	—	—	—	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-out Reset Enable bit <sup>(1)</sup>
	If BOREN <1:0> in Configuration Words ≠ 01:
	SBOREN is read/write, but has no effect on the BOR.
	If BOREN <1:0> in Configuration Words = 01:
	1 = BOR Enabled
	0 = BOR Disabled
bit 6-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit
	1 = The Brown-out Reset circuit is active

0 = The Brown-out Reset circuit is inactive

**Note 1:** BOREN<1:0> bits are located in Configuration Words.

# 8.5 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-out Reset (LPBOR) is an essential part of the Rest subsystem. Refer to Figure 8-1 to see how the BOR interacts with other modules.

The LPBOR is used to monitor the external VDD pin. when too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit ( $\overline{BOR}$ ) is changed to indicate that a BOR Reset has occurred. The same bit is set for both the BOR and the LPBOR. Refer to Register 8-2.

#### 8.5.1 ENABLING LPBOR

The LPBOR is controlled by the  $\overrightarrow{\text{LPBOR}}$  bit of the Configuration Word (Register 5-1). When the device is erased, the LPBOR module defaults to disabled.

### 8.5.2 LPBOR MODULE OUTPUT

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is OR'd together with the Reset signal of the BOR module to provide the generic BOR signal, which goes to the PCON register and to the power control block.

# 8.6 MCLR

The  $\overline{\text{MCLR}}$  is an optional external input that can reset the device. The  $\overline{\text{MCLR}}$  function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 8-2).

 TABLE 8-2:
 MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

# 8.6.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

# 8.6.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 14.1 "I/O Priorities**" for more information.

# 8.7 Windowed Watchdog Timer (WWDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period and the window is open. The TO and PD bits in the STATUS register and the WDT bit in PCON are changed to indicate a WDT Reset caused by the timer overflowing, and WDTWV bit in the PCON register is changed to indicate a WDT Reset caused by a window violation. See Section 12.0 "Windowed Watchdog Timer (WWDT)" for more information.

### 8.8 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{RI}$  bit in the PCON register will be set to '0'. See Table 8-4 for default conditions after a RESET instruction has occurred.

# 8.9 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **Section 4.5.2** "**Overflow/Underflow Reset**" for more information.

# 8.10 Programming Mode Exit

Upon exit of In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) mode, the device will behave as if a POR had just occurred (the device does not reset upon run time self-programming/erase operations).

# 8.11 Power-up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the  $\overrightarrow{\mathsf{PWRTE}}$  bit of the Configuration Words.

The Power-up Timer provides a nominal 64 ms time out on POR or Brown-out Reset. The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in the Configuration Words. The Power-up Timer starts after the release of the POR and BOR. For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*" (DS00607).

# PIC16(L)F19155/56/75/76/85/86

FIGURE 10-2:	INTEF	RUPT LAT	ENCY				
							Rev. 10-000269E 8/31/2016
OSC1 ∕\ Q1					V V V V V V V V V V V V V V V V V V V		
INT pin	Vali	d Interrupt I indow <sup>(1)</sup>	1 Cycle I	nstruction a	it PC		
Fetch	PC - 1	PC i	PC + 1	X	PC = 0x0004	PC = 0x0005	PC = 0x0006
Execute	PC - 21	PC - 1	PC	NOP	NOP	PC = 0x0004	PC = 0x0005
	Ind L	leterminate .atency <sup>(2)</sup>		Latency	•		
Note 1: Ar 2: Si	n interrupt may ince an interru	occur at any ti ot may occur a	me during the in the internet time during t	nterrupt window he interrupt win	dow, the actual lat	ency can vary.	



# 10.3 Interrupts During Sleep

Interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to **Section 11.0** "**Power-Saving Operation Modes**" for more details.

# 10.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. Refer to Figure 10-3. This interrupt is enabled by setting the INTE bit of the PIE0 register. The INTEDG bit of the INTCON register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the PIR0 register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

# 10.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unchanged x = Bit is unknown		-n/n = Value a	at POR and BOP	R/Value at all o	ther Resets		

#### REGISTER 14-13: WPUB: WEAK PULL-UP PORTB REGISTER

'0' = Bit is cleared

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits<sup>(1)</sup>

1 = Pull-up enabled

'1' = Bit is set

0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

#### REGISTER 14-14: ODCONB: PORTB OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCB7   | ODCB6   | ODCB5   | ODCB4   | ODCB3   | ODCB2   | ODCB1   | ODCB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ODCB<7:0>:** PORTB Open-Drain Enable bits

For RB<7:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

Desired Input Pin	Value to Write to Register <sup>(1)</sup>
RA0	0x00
RA1	0x01
RA2	0x02
RA3	0x03
RA4	0x04
RA5	0x05
RA6	0x06
RA7	0x07
RB0	0x08
RB1	0x09
RB2	0x0A
RB3	0x0B
RB4	0x0C
RB5	0x0D
RB6	0x0E
RB7	0x0F
RC0	0x10
RC1	0x11
RC2	0x12
RC3	0x13
RC4	0x14
RC6	0x16

TABLE 15-2:	PPS INPUT REGISTER VALUES

Desired Input Pin	Value to Write to Register <sup>(1)</sup>
RC7	0x17
RD0	0x18
RD1	0x19
RD2	0x1A
RD3	0x1B
RD4	0x1C
RD5	0x1D
RD6	0x1E
RD7	0x1F
RE0	0x20
RE1	0x21
RE2	0x22
RE3	0x23
RF0	0x28
RF1	0x29
RF2	0x2A
RF3	0x2B
RF4	0x2C
RF5	0x2D
RF6	0x2E
RF7	0x2F

**Note 1:** Only a few of the values in this column are valid for any given signal. For example, since the INT signal can only be mapped to PORTA or PORTB pins, only the register values 0x00-0x0F (corresponding to RA<7:0> and RB<7:0>) are valid values to write to the INTPPS register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
RD1PPS	-	_	_			RD1PPS<4:02	>		265	
RD2PPS	_	_	_			RD2PPS<4:0	>		265	
RD3PPS	_	_	_			RD3PPS<4:0	>		265	
RD4PPS	_	_				RD4PPS<4:0	>		265	
RD5PPS	_	_				RD5PPS<4:0	>		265	
RD6PPS	_	_				RD6PPS<4:0	>		265	
RD7PPS	_	_				RD7PPS<4:0	>		265	
RE0PPS	_	_			RE0PPS<4:0>					
RE1PPS	_	_				RE1PPS<4:0	>		265	
RE2PPS	_	_				RE2PPS<4:0	>		265	
RF0PPS	_	_				RF0PPS<4:0>	>		265	
RF1PPS	_	_				RF1PPS<4:0	>		265	
RF2PPS	_	_				RF2PPS<4:0	>		265	
RF3PPS	—	_	-			RF3PPS<4:0	>		265	
RF4PPS	—	_	-		RF4PPS<4:0>					
RF5PPS	_	_	_	RF5PPS<4:0>					265	
RF6PPS	_	_	_			RF6PPS<4:0	>		265	
RF7PPS	_	_	_			RF7PPS<4:0	>		265	

#### TABLE 15-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE (CONTINUED)

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
UART2MD	UART1MD		MSSP1MD				CWG1MD
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
u = Bit is uncl	nanged	x = Bit is unkn	own	-n/n = Value a	t POR and BOF	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on condition	on	
bit 7		Disable EUSAR	F2 bit				
	1 = EUSART	2 module disab	led				
bit 6	UART1MD: D	isable EUSAR	Γ1 bit				
	1 = EUSART	1 module disab	led				
	0 = EUSART	1 module enab	ed				
bit 5	Unimplement	ted: Read as '0	3				
bit 4	MSSP1MD: D	isable MSSP1	bit				
	1 = MSSP1 n	nodule disabled	1				
hit 3_1		tod: Read as 'o	,				
	oninpiemen						
DIT U	CWG1MD: Di	sable CWG1 bi	τ				
	0 = CWG1 m	odule enabled					

### REGISTER 16-5: PMD4: PMD CONTROL REGISTER 4

R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0	R/W-0/0	R/W-0/0	R/W-0/0		
PSIS		CRS<2:0>		ACLR		MD<2:0>			
bit 7							bit 0		
Legend:									
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
u = Bit is	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets		
'1' = Bit is	set	'0' = Bit is clea	ared	HC = Bit is cle	eared by hardw	vare			
bit 7	<b>PSIS:</b> ADC 1 = PREV is 0 = PREV is	Previous Sample s the FLTR value s the RES value	e Input Select at start-of-co at start-of-con	bits nversion iversion					
bit 6-4	CRS<2:0>:	ADC Accumulat	ed Calculatior	n Right Shift Sel	ect bits				
	If ADMD = 1 Low-pass fil If ADMD = 0 The accum Otherwise: Bits are igno	<u>.00</u> : ter time constan <u>)01, 010 or 01</u> ulated value is ri pred	t is 2 <sup>ADCRS</sup> , fil L <u>1</u> : ght-shifted by	Iter gain is 1:1 CRS (divided b	by 2 <sup>ADCRS</sup> )( <b>1,2)</b>				
bit 3	ACLR: A/D	Accumulator Cle	ccumulator Clear Command bit <sup>(3)</sup>						
	1 = ACC, A	OV and CNT reg	isters are clea	ared					
	0 = Clearing	action is comple	ete (or not sta	rted)					
bit 2-0	MD<2:0>: A 111-101 = 100 = Low- 011 = Burst 010 = Avera 001 = Accu 000 = Basic	DC Operating N Reserved pass Filter mode Average mode age mode mulate mode mode	lode Selection	ו bits <sup>ייי)</sup>					
Note 1:	To correctly calc	ulate an average	, the number	of samples (set	in RPT) must l	be 2 <sup>ADCRS</sup> .			
2:	ADCRS = 3 ' b12	11 is a reserved	option.						
3:	This bit is cleared selections, the definition of the selection of the sel	d by hardware w elay may be mar	hen the accur y instructions	nulator operatic	on is complete;	depending on	oscillator		

#### REGISTER 19-3: ADCON2: ADC CONTROL REGISTER 2

**4**: See Table 19-2 for Full mode descriptions.

# 20.2.1 CALIBRATION

#### 20.2.1.1 Single-Point Calibration

Single-point calibration is performed by application software using Equation 20-1 and the assumed Mt. A reading of VTSENSE at a known temperature is taken, and the theoretical temperature is calculated by temporarily setting TOFFSET = 0. Then TOFFSET is computed as the difference of the actual and calculated temperatures. Finally, TOFFSET is stored in nonvolatile memory within the device, and is applied to future readings to gain a more accurate measurement.

### 20.2.1.2 Higher-Order Calibration

If the application requires more precise temperature measurement, additional calibrations steps will be necessary. For these applications, two-point or three-point calibration is recommended.

Note 1:	The TOFFSET value may be determined by the user with a temperature test.
2:	Although the measurement range is $-40^{\circ}$ C to $+125^{\circ}$ C, due to the variations in offset error, the single-point uncalibrated calculated TSENSE value may indicate a temperature from $-140^{\circ}$ C to $+225^{\circ}$ C, before the calibration offset is applied.
3:	The user must take into consideration self-heating of the device at different clock frequencies and output pin loading. For package related thermal characteris-

tics information, refer to Table 39-13.

# 20.2.2 TEMPERATURE RESOLUTION

The resolution of the ADC reading, Ma (°C/count), depends on both the ADC resolution N and the reference voltage used for conversion, as shown in Equation 20-2. It is recommended to use the smallest VREF value, such as 2.048 FVR reference voltage, instead of VDD.

Note: Refer to Table 39-17 for FVR reference voltage accuracy.

#### EQUATION 20-2: TEMPERATURE RESOLUTION (°C/LSb)

$$Ma = \frac{V_{REF}}{2^{N}} \times Mt$$
$$Ma = \frac{\frac{V_{REF}}{2^{N}}}{Mv}$$

Where:

Mv = sensor voltage sensitivity (V/°C)

VREF = Reference voltage of the ADC module (in Volts)

N = Resolution of the ADC

The typical Mv value for a single diode is approximately -1.267 to -1.32 mV/C.

The typical Mv value for a stack of two diodes (Low Range setting) is approximately -2.533 mV/C.

The typical Mv value for a stack of three diodes (High range setting) is approximately -3.8 mV/C.

# 20.3 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait a minimum of 25  $\mu$ s for the ADC value to settle, after the ADC input multiplexer is connected to the temperature indicator output, before the conversion is performed.

# 21.0 5-BIT DIGITAL-TO-ANALOG CONVERTER (DAC1) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DAC1OUT pin

The Digital-to-Analog Converter (DAC) is enabled by setting the DAC1EN bit of the DAC1CON0 register.

# EQUATION 21-1: DAC OUTPUT VOLTAGE

#### 21.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DAC1R<4:0> bits of the DAC1CON1 register.

The DAC output voltage is determined by Equation 21-1:

 $V_{OUT} = \left( V_{SOURCE+} - V_{SOURCE-} \times \frac{DAC1R\langle 4:0 \rangle}{2^5} \right) + (V_{SOURCE-})$  $V_{SOURCE+} = V_{DD} \quad or \quad V_{REF+} \quad or \; FVR$  $V_{SOURCE-} = V_{SS} \quad or \; V_{REF-}$ 

# 21.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Table 39-16.

# 21.3 DAC Voltage Reference Output

The DAC voltage can be output to the DAC1OUT1/2 pins by setting the DAC1OE1/2 bits of the DAC1CON0 register, respectively. Selecting the DAC reference voltage for output on the DAC1OUT1/2 pins automatically overrides the digital output buffer and digital input threshold detector functions, disables the weak pull-up, and disables the current-controlled drive function of that pin. Reading the DAC1OUT1/2 pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to the DAC1OUT1/2 pins. Figure 21-2 shows an example buffering technique.

© 2017 Microchip Technology Inc.

# 24.1 OPERATION

The RTCC consists of a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1st, 2000 to 23:59:59 on December 31st, 2099.

The hours use the 24-hour time format (military time) with no hardware provisions for regular time format (AM/PM). The clock provides a granularity of one second with additional visibility to the half-second.

The user has visibility to the half second field of the counter. This value is read-only and can be reset only by writing to the lower half of the SECONDS register.

#### 24.1.1 REGISTER INTERFACE

The RTCC register set is divided into the following categories:

# **Control Registers**

- RTCCON
- RTCCAL
- ALRMCON
- ALRMRPT

#### **Clock Value Registers**

- YEAR
- MONTH
- DAY
- WEEKDAY
- HOURS
- MINUTES
- SECONDS

# **Alarm Value Registers**

- ALRMMNTH
- ALRMDAY
- ALRMWD
- ALRMHR
- ALRMMIN
- ALRMSEC

**Note:** The WEEKDAY register is not automatically derived from the date, but it must be correctly set by the user.

The register interface for the RTCC and alarm values is implemented using the Binary Coded Decimal (BCD) format. This simplifies the firmware when using the module, as each of the digits is contained within its own 4-bit value (see **Section 24.1.3 "Clock Sources"** and Figure 24-3).

All timer registers containing a value of seconds or greater are writable. The user can configure the initial start date and time by writing the year, month, day, hour, minutes and seconds into the clock value registers and the timer will then proceed to count from the newly written values.

The RTCC module is enabled by setting the RTCEN bit (RTCCON<7>). Once the RTCC is enabled, the timer will continue incrementing, even while the clock value registers are being re-written. However, any time the SECONDS register is written to, all of the clock value prescalers are reset to '0'. This allows lower granularity of timer adjustments.

The Timer registers are updated in the same cycle as the WRITE instruction's execution by the CPU. The user must ensure that when RTCEN = 1, the updated registers will not be incremented at the same time. This can be accomplished in several ways:

- By checking the RTCSYNC bit (RTCCON<4>)
- By checking the preceding digits from which a carry can occur
- By updating the registers immediately following the seconds pulse (or alarm interrupt)

#### 24.1.2 WRITE LOCK

To perform a write to any of the RTCC timer registers, the RTCWREN bit must be set. To avoid accidental writes to the timer, it is recommended that the RTCWREN bit is kept clear at any other time.

The RTCEN bit can only be written to when RTCWREN = 1. A write attempt to this bit while RTCWREN = 0 will be ignored. The RTCC timer registers can be written with RTCEN = 0 or 1.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0					
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0							
bit 7	·				•		bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 7	ALRMEN: AI	larm Enable bit <sup>(</sup>	1)									
	1 = Alarm is	enabled (cleare	d automatical	ly after an alarr	m event whenev	er ARPT<7:0>	= 0000 0000					
	and CHI	ME = 0)										
	0 = Alarm is	disabled										
bit 6	CHIME: Chime Enable bit											
	1 = Chime is	enabled; ARP	T<7:0> bits ar	e allowed to ro	oll over from 00h	to FFh						
	0 = Chime is	s disabled; ARP	1<7:0> bits st	op once they r	reach 00h							
bit 5-2	AMASK<3:0>: Alarm Mask Configuration bits											
	0000 = Every half second											
	0001 = EVei	ry second										
	0010 - Ever	ry minute										
	0100 = Eve	ry 10 minutes										
	0101 = Ever	ry hour										
	0110 = Onc	e a day										
	0111 = Onc	e a week										
	1000 = Onc	e a month			th							
	1001 = Onc	e a year (excep	t when config	ured for Febru	ary 29", once e	very four years	5)					
	101x = Res	erved – do not i	JSE									
	$\perp \perp xx = Res$		use									
bit 1-0	Unimplemer	nted: Read as '	0'									

# REGISTER 24-10: ALRMCON: ALARM CONTROL REGISTER

Note 1: ALRMEN is cleared automatically any time an alarm event occurs when ARPT<7:0> = 00 and CHIME = 0

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ARPT7 | ARPT6 | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPT0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

### REGISTER 24-11: ALRMRPT: ALARM REPEAT REGISTER

Legend:				
R = Readable bit		W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-0	<b>ARPT&lt;7:</b> 0000000	<ul><li><b>0&gt;:</b> Alarm Repeat Counter ` 0 = Alarm will repeat 0 mor</li></ul>	Value bits <sup>(1)</sup> e times	

11111111 = Alarm will repeat 255 more times

**Note 1:** The counter decrements on any alarm event. The counter is prevented from rolling over from '255' to '0' unless CHIME = 1.

#### 27.5.8 LEVEL RESET, EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODES

In Level -Triggered One-Shot mode the timer count is reset on the external signal level and starts counting on the rising/falling edge of the transition from Reset level to the active level while the ON bit is set. Reset levels are selected as follows:

- Low Reset level (MODE<4:0> = 01110)
- High Reset level (MODE<4:0> = 01111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control a new external signal edge is required after the ON bit is set to start the counter.

When Level-Triggered Reset One-Shot mode is used in conjunction with the CCP PWM operation the PWM drive goes active with the external signal edge that starts the timer. The PWM drive goes inactive when the timer count equals the CCPRx pulse width count. The PWM drive does not go active when the timer count clears at the PRx period count match.

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
WFT	<u> </u>	LCDA	WA LP<3:0>				
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	id as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	WFT: Wavefor	rm Type Select	bit				
	1 = Type-B w 0 = Type-A w	aveform (phas	e changes on e changes wit	each frame bou	indary) on type)		
bit 6	Reserved: Re	ead as '0'	e onangee wit		sin type)		
bit 5	LCDA: LCD A	Active Status bit	t				
	1 = LCD drive	er module is ac	tive				
	0 = LCD drive	er module is ina	active				
bit 4	WA: LCD Writ	te Allow Status	bit				
	This Status bit	t reflects the va	alue of write_	_allow <b>signal</b> .			
	1 = Writes int	to the LCDDAT	Ax registers ar	re allowed			
	0 = Writes int	the LCDDAI	Ax registers ai	re not allowed			
bit 3-0	LP<3:0>: LCL	) Prescaler Sel	lect bits	clock proceedor	valuo		
	4-Bit Program	mable Prescal	er = (LP < 3:0)	+ 1)	value.		
	1111 <b>= 1</b> :16		- (	,			
	1110 <b>= 1:15</b>						
	1101 = 1:14						
	1100 = 1.13 1011 = 1.12						
	1011 = 1.12 1010 = 1.11						
	1001 = 1:10						
	1000 = 1:9						
	0111 = 1:8						
	0110 = 1.7						
	0101 = 1.0 0100 = 1.5						
	0011 = 1:4						
	0010 <b>= 1:3</b>						
	0001 = 1:2						
	0000 = 1:1						

# REGISTER 35-2: LCDPS: LCD PHASE REGISTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
1EBEh	CLCIN3PPS	—	CLCIN3PPS<4:0>									
1EBFh	—		Unimplemented									
1EC0h	—		Unimplemented									
1EC1h	_		Unimplemented									
1EC2h	_		Unimplemented									
1EC3h	ADCACTPPS	_	_			ADCAC	TPPS<5:0>			264		
1EC4h	_		Unimplemented									
1EC5h	SSP1CLKPPS	_	_			S	SP1CLKPPS<4	:0>		264		
1EC6h	SSP1DATPPS	_	_	_		S	SP1DATPPS<4	:0>		264		
1EC7h	SSP1SSPPS	_	_	_		5	SP1SSPPS<4:	0>		264		
1EC8h	_		L		Unimpl	emented						
1EC9h	_				Unimpl	emented						
1ECAh	_				Unimpl	emented						
1ECBh	RX1PPS	_	_	_			RX1PPS<4·0>			264		
1ECCh	TX1PPS	_		_			TX1PPS<4·0>	,		264		
1ECDh	RX2PPS						RX2PPS<4:0>	,		264		
1ECEh	TX2PPS						TX2PPS<4:0>			264		
1ECFh	-				Unimple	emented	17/211 0 - 4.0			204		
1ED0h					Unimple	emented						
1ED1h					Unimple	emented						
1ED2h	_				Unimple	emented						
1ED3h	—				Unimple	emented						
1ED4h	_				Unimple	emented						
1ED5h					Unimple	emented						
1ED6h	—				Unimple	emented						
1ED7h	_				Unimple	emented						
1ED8h	_				Unimple	emented						
1ED9h	—				Unimple	emented						
1EDAh	—				Unimple	emented						
1EDBh	—				Unimple	emented						
1EDCh	_				Unimple	emented				_		
1EDDh	_				Unimple	emented						
1EDEh	—				Unimpl	emented						
1EDFh	—				Unimple	emented						
1EE0h	_				Unimple	emented						
1EE1h					Unimpl	emented						
1EE2h					Unimpl	emented						
1EE3II					Unimpl					-		
1EE5h					Unimple	emented						
1EE6h	_				Unimpl	emented						
1EE7h	_				Unimpl	emented						
1EE8h	_				Unimpl	emented						
1EE9h	_				Unimpl	emented						
1EEAh					Unimpl	emented						
L												

# TABLE 38-1: REGISTER FILE SUMMARY FOR PIC16(L)F19155/56/75/76/85/86 DEVICES

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Note 1: Unimplemented data memory locations, read as '0'.

# 41.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> X IDE Software
  - MPLAB® XPRESS IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

## 41.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

# 42.1 Package Marking Information (Continued)

